Y-Axis Jobs Logo
Send us feedback
telephone  +91 7670 800 001
Log in Sign up Try Premium
Analog Layout Engineer _RBCN/ME at Bosch Group
Shanghai, Shanghai, China -
Full Time

Start Date

Immediate

Expiry Date

09 Jun, 26

Salary

0.0

Posted On

11 Mar, 26

Experience

2 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

No

Skills

Analog Layout Design, Circuit Schematics, Layout Verification, Circuit Performance Optimization, Layout Guideline Compliance, Technical Issue Resolution, Microelectronics, IC Analog Layout, Module-Level Layout, Top Level Floor Plan, CMOS, BCD, Parasitic Effects, Matching Techniques, Antenna Effects, Linux/Unix

Industry

Software Development

Description
Job Description 1. Independently complete the layout design and verification of analog circuits based on circuit schematics and design specifications. 2. Collaborate closely with circuit designers to optimize layout designs and meet circuit performance requirements (matching, noise, power consumption, etc.). 3. Ensure completed layouts comply with company internal layout guideline and pass sign-off criteria. 4. Resolve technical issues arising during layout design to ensure compliance with requirements and keep project timelines. Qualifications - Master or bachelor's degree in microelectronics or other related subjects - >= 2ys experience in IC analog layout - Finish module-level analog layout independently - Understand top level floor plan and adjust module level layouts to fit the top layout - Good understanding of semiconductor process(CMOS is a must , BCD is preferred) and common devices - Familiar with parasitic effects, matching techniques, and antenna effects involved in layout design processes. - Basic Usage of Linux/Unix - Familiar with Cadence/Mentor based tools - Flexibility and good capacity for communication and teamwork - English is a must- Have interesting in tools or process, willing to learn further, and take on corresponding work. Legal Entity: Bosch (China) Investment Ltd.
Responsibilities
The engineer will independently complete the layout design and verification of analog circuits based on schematics and specifications. This includes closely collaborating with designers to optimize layouts for performance requirements like matching and noise, while ensuring compliance with internal guidelines.