ASIC Design Verification Engineer, TPU Cloud at Google

Sunnyvale, California, United States -

Full Time

Start Date

Immediate

Expiry Date

27 Aug, 26

Salary

198000.0

Posted On

29 May, 26

Experience

5 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

Skills

SystemVerilog, Verilog, UVM, SVA, Python, Perl, ASIC Design Verification, Computer Architecture, Formal Verification, Constrained-Random Verification, Coverage Analysis, Silicon Bring-up, TPU Architecture, Digital Design, Problem Solving, Communication Skills

Industry

Software Development

Description

MINIMUM QUALIFICATIONS: * Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. * 4 years of experience with design verification. * Experience with SystemVerilog/Verilog. PREFERRED QUALIFICATIONS: * Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture. * 6 years of experience with silicon design verification. * Experience contributing across the entire design and verification life cycle. * Experience with scripting languages (e.g., Python or Perl) and verifying compute IPs. * Experience optimizing tools, flows, and methodologies to improve efficiency. * Excellent problem-solving and communication skills. ABOUT THE JOB: In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems. As an ASIC Design Verification Engineer, you will be part of a team developing cutting-edge ASICs used to accelerate computation in data centers. You will have dynamic, multi-faceted responsibilities in areas such as project definition, design verification and silicon bring-up. You will participate in the architecture, documentation, and verification of the next generation of data center accelerators. The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide. We're the driving team behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more. The US base salary range for this full-time position is $138,000-$198,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process. Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google [https://careers.google.com/benefits/]. RESPONSIBILITIES: * Plan the verification of complex digital design blocks by understanding the design specification and interacting with design engineers to identify important verification scenarios. * Create and enhance constrained-random verification environments using SystemVerilog and UVM, or formally verify designs with SVA and industry leading formal tools. * Identify and write all types of coverage measures for stimulus and corner-cases. * Debug tests with design engineers to deliver functionally correct design blocks. * Close coverage measures to identify verification holes and to show progress towards tape-out.

Responsibilities

Plan and execute the verification of complex digital design blocks for TPU hardware acceleration. This includes creating UVM environments, performing formal verification, and debugging designs to ensure functional correctness before tape-out.