Y-Axis Jobs Logo
Send us feedback
telephone  +91 7670 800 001
Log in Sign up Try Premium
ASIC Power Engineer at Apple
San Diego, California, United States -
Full Time

Start Date

Immediate

Expiry Date

23 Jan, 26

Salary

0.0

Posted On

25 Oct, 25

Experience

2 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

No

Skills

ASIC Power Knowledge, Power Tools, Power Modeling, Low Power Design, Scripting Languages, SOC Components, Problem Solving, Analytical Skills

Industry

Computers and Electronics Manufacturing

Description
Would you like to join Apple’s growing wireless silicon development team? Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient / low-power design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering teams. DESCRIPTION In this highly visible role, you will be at the center of low-power architecture, power modeling and correlation efforts with a critical impact on getting functional products to hundreds of millions of customers quickly. You will work on power modeling, analysis and correlation tasks for wireless communication SoCs. Will you join us and do the best work of your life here? MINIMUM QUALIFICATIONS BS and 3+ years of relevant experience. ASIC power knowledge. Experience with Power tools, e.g. PTPX and Power Artist. Understand ASIC logic design. Knowledge of low power design and UPF. Proficiency in scripting languages (Shell, Perl or Python). Basic knowledge on common SOC components, e.g. CPU, fabric, peripherals and PCIe. Strong problem solving and analytical skills. PREFERRED QUALIFICATIONS Pre-silicon power estimation experience. Pre-silicon Power modeling experience. Actual low power design experience. Wireless knowledge, including WIFI, BT and UWB. ASIC PD, STA knowledge. System architecture experience. In depth knowledge of common SOC components, e.g. CPU, fabric, peripherals and PCIe. Post-silicon functional debug and power correlation experience.
Responsibilities
You will work on power modeling, analysis, and correlation tasks for wireless communication SoCs. This role has a critical impact on getting functional products to hundreds of millions of customers quickly.