Beyond Moore Computational Research Scientist at Lawrence Berkeley National Laboratory

Berkeley, California, United States -

Full Time

Start Date

Immediate

Expiry Date

13 Sep, 26

Salary

227376.0

Posted On

15 Jun, 26

Experience

5 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

Skills

Computer Architecture, Processor Design, Spice Analog/Digital Circuit Design, Verilog, CAD/EDA Tools, ASIC Tape-out, C++ Programming, FPGA Design, Python, Neuromorphic Computing, In-Memory Computing, SNN Architectures, VLSI Algorithms, UNIX Shell Scripting, Hardware Accelerators, SoC Design

Industry

Research Services

Description

Berkeley Lab’s Applied math and Computational Sciences Division has an opening for a Beyond Moore Computational Research Scientist to evaluate and develop devices to hardware/circuit co-design flow for architectural specializations for high performance computing neuromorphic and edge computing applications. In the absence of Moore’s Law Scaling, the DOE must investigate alternative paths to continuing computing performance improvements for scientific applications through architectural specialization. Since the beginning of the microchip, we have become accustomed to Moore’s Law relentlessly delivering a doubling of performance, energy efficiency, and density for high-performance computing (HPC) (and all electronic devices) every 18–24 months. This expectation has led to a relatively stable ecosystem built around general-purpose processor technologies such as the x86, ARM, and Power instruction set architectures. However, with the tapering of lithography improvements, shrinking transistors can no longer be relied on exclusively to deliver continued performance improvements in digital electronics. Absent of a new transistor technology to replace CMOS, the primary opportunity for continued performance improvement for digital electronics and HPC is to make more efficient use of transistors through architecture specialization, application-specific acceleration, and compilers/programming-models that better control data movement than those available today. The successful applicant will contribute to the development and evaluation of novel heterogeneous devices based circuit design for extreme heterogeneous SoC (System on Chip) designs, and evaluate their merit for emerging computational workloads for the purpose of maximizing performance and energy efficiency. This work will have a broad impact on high performance and other larger-scale computing for critical applications for society and science. The successful applicant will need to have expertise with computer architecture and processor design and from the ground up, and have skills in Spice analog/digital circuit design, Verilog and use of CAD/EDA tools It is also beneficial if the candidate has experience with full tape-out experience of ASICs. Using those skills, the successful applicant will design post-Moore devices-based compute, memory, or data transfer blocks for key application kernels to demonstrate the merit of this approach. The applicant will also make key intellectual contributions and consequently publish papers to the emerging field of extreme heterogeneous computing and domain-specific specializations. Knowledge of processor design techniques like Logic-In-Memory/In-Memory Computing, Spiking Neural Network (SNN) architectures and multivalued logic design techniques is a bonus. You will: Design circuits, hardware accelerators and processor architectures using post-Moore devices to accelerate key HPC applications and application kernels. Develop compact models and methodologies to use these circuits for performance and energy characterizations which can be used in architectural simulation framework for tightly integrating these accelerators into heterogeneous systems and SoCs that may contain multiple different kinds of accelerator devices. Identify opportunities and challenges for devices to architectural design space exploration for several post-Moore devices to address those bottlenecks and develop circuit design models to determine the performance potential for those solutions. Develop architectural and circuit models for emulation in FPGA hardware Develop metrics and benchmark tests in order to compare conventional CMOS based processors/accelerators and enhanced post-Moore devices based computational accelerators for key HPC applications and algorithms. Publish work in academic journals and present it at conferences and workshops. Lead and assist in the preparation of proposals for funding. Mentor graduate students and postdocs. We are looking for: PhD or equivalent in a Computing Science or Computer Engineering-related scientific discipline Mandatory 3 Years of Postdoctoral research experience or equivalent research experience. Past Experience in either Machine learning accelerators or SRAM array design or basic blocks of processor at transistor level and/or Superconducting circuit design. ourses or experience in CAD for VLSI algorithms and C++ Programming. Proficient in Spice Circuit Simulations, Verilog and hardware design in CMOS, FeFET, NCFET etc. Familiarity with hardware EDA/CAD tools and evaluation/modelling tools in order to extend existing infrastructure to rapidly evaluate CMOS designs. Demonstrated creativity, initiative and ability to design, develop and implement complex solutions in consultation with designated technical expert(s) and/or supervisor. Experience and track-record writing technical papers and reports. Experience with the use of script languages and system utilities such as configure, Perl, UNIX shell scripts, and “make.” Proven record of working effectively in a team, seeing projects through to completion, meeting deadlines, interacting with users, and thorough documentation of contributions. Willingness to learn and develop skills in new topics. Desired skills/knowledge: Previous experience and publications in Processing-In-Memory and Logic-in-Memory architectures is highly desirable. Experience with developing computational dynamical systems, including networks of coupled oscillators Experience with computational or systems neuroscience Experience with Superconducting Circuit simulation and design Experience with neuromorphic computing Experience with coding in C++/python for CAD tool development for ASIC design. Experience with higher-level hardware design languages (HDLs) such as CHISEL, PyMTL, or others. Experience with FPGA design flows. Demonstrated ability to lead technical efforts with teams of people will also be beneficial. We’re here for the same mission, to bring science solutions to the world. Join our team and YOU will play a supporting role in our goal to address global challenges! Have a high level of impact and work for an organization associated with 17 Nobel Prizes! Why join Berkeley Lab? We invest in our employees by offering a total rewards package you can count on: Exceptional health and retirement benefits, including pension or 401K-style plans A culture where you’ll belong - we are invested in our teams! In addition to accruing vacation and sick time, we also have a Winter Holiday Shutdown every year. Parental bonding leave (for both mothers and fathers) Additional information: Application date: Priority consideration will be given to candidates who apply by January 20, 2026. Applications will be accepted until the job posting is removed. Appointment type: This is a full-time, 2 year, term appointment with the possibility of extension or conversion to Career appointment based upon satisfactory job performance, continuing availability of funds and ongoing operational needs. Salary range: The expected salary for this position is $94,740 - $227,376, which fits into the full salary of $126,324 - $176,832 depending upon the candidate’s skills, knowledge, and abilities. This includes education, certifications, and years of experience. Background check: This position is subject to a background check. Any convictions will be evaluated to determine if they directly relate to the responsibilities and requirements of the position. Having a conviction history will not automatically disqualify an applicant from being considered for employment. Work modality: Work may be performed on-site, hybrid, full-time telework. The primary location for this role is Lawrence Berkeley National Lab, 1 Cyclotron Road, Berkeley, CA. Work must be performed within the United States. A REAL ID or other acceptable form of identification is required to access Berkeley Lab sites (for more information click here). Want to learn more about working at Berkeley Lab? Please visit: careers.lbl.gov Equal Employment Opportunity Employer: The foundation of Berkeley Lab is our Stewardship Values: Team Science, Service, Trust, Innovation, and Respect; and we strive to build community with these shared values and commitments. Berkeley Lab is an Equal Opportunity Employer. We heartily welcome applications from all who could contribute to the Lab's mission of leading scientific discovery, excellence, and professionalism. In support of our rich global community, all qualified applicants will be considered for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, age, protected veteran status, or other protected categories under State and Federal law. Misconduct Disclosure Requirement: As a condition of employment, the finalist will be required to disclose if they are subject to any final administrative or judicial decisions within the last seven years determining that they committed any misconduct, are currently being investigated for misconduct, left a position during an investigation for alleged misconduct, or have filed an appeal with a previous employer.

Responsibilities

Design and evaluate post-Moore devices, hardware accelerators, and processor architectures to improve performance and energy efficiency for HPC applications. Develop compact models and architectural simulations to integrate these accelerators into heterogeneous SoC designs.