CAD Engineer - RTL Construction at Apple
Austin, Texas, USA -
Full Time


Start Date

Immediate

Expiry Date

01 Dec, 25

Salary

0.0

Posted On

01 Sep, 25

Experience

10 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

No

Skills

Programming Languages, System Development, Apple, It, Verilog, Systemverilog, Software, Git, Color, Yaml, Perl, Json, Communication Skills, Python, Perforce

Industry

Information Technology/IT

Description

Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Apple Silicon group, you’ll help to ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. In this hands-on role, you will utilize your experience in CAD to support Design and DFT teams. You will write and support software to create and compile new RTL and integrate it into Apple’s designs. This RTL can be related to memory bist, scan codec, power, or other functionalities and disciplines. The software used to analyze the RTL and edit it are some of the leading methods in the industry. You will be working with a team of colleagues that have decades of experience in this area. Your team has a tight-knit relationship with its customers. The customer’s needs are yours to imagine and automate into reality and production.

DESCRIPTION

The position plays a key role in focusing on and fostering our North Star and making sure that our vision statement extends to all pre and post silicon teams: To create, monitor, and maintain high quality flows that enable Apple Silicon to produce chips that enable Apple’s best products. The role also includes: - Developing and supporting checkers to analyze our designs for specific topologies or structures and flag those for review by our customers. - Developing and supporting new methods of editing or manipulating RTL and validating that these edits are correct by construction. - Evangelizing and promoting these systems across all Apple Silicon design teams. - Creating documentation and providing training to our internal customers. -Contributing in development within the Front-End Infrastructure space -Continued engagement with our internal customers as they use our automation and make sure they are successful. - Continued engagement with our internal customers so that we strive to improve the workflows and systems that suits their needs. You will be working with an energized and highly motivated CAD team that comprehensively supports Apple’s chip design efforts.

MINIMUM QUALIFICATIONS

  • Minimum requirement of Bachelors Degree +10 years of relevant industry experience
  • Experience in programming languages such as Perl or Python
  • Experience in Verilog/System Verilog

PREFERRED QUALIFICATIONS

  • Demonstrated experience driving large-scale software system development from specification to deployment
  • Demonstrated ability to take a spec, create software to meet it, develop the tests to validate the software, document the software, and support it with your customers
  • Experience in RTL (Verilog, SystemVerilog, and possibly VHDL)
  • Experience in memory bist or scan DFT
  • Excellent communication skills (both oral and written)
  • Good social skills and previous customer support
  • Experience with JSON or YAML is a plus
  • Experience in CI/CD automation is a plus
  • TCL experience is a plus
  • Experience in automated code testing infrastructure is a plus
  • Advanced usage of different source control tools like Perforce or Git is a plus
    Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant .
    Submit Resum

How To Apply:

Incase you would like to apply to this job directly from the source, please click here

Responsibilities

Please refer the Job description for details

Loading...