Debug Lead Engineer at Advanced Micro Devices, Inc

Bengaluru, karnataka, India -

Full Time

Start Date

Immediate

Expiry Date

20 Sep, 26

Salary

0.0

Posted On

22 Jun, 26

Experience

10 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

Skills

X86 Architecture, Pre-Silicon Validation, Post-Silicon Validation, BIOS/Firmware Knowledge, PCIe, DDR4/DDR5, USB4.0, Power Management, Oscilloscopes, Logic Analyzers, Python, TCL, SoC Debugging, Technical Leadership, System Level Flow

Industry

Semiconductor Manufacturing

Description

WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. Debug Lead Engineer Roles & Responsibilities for Lead System Engineer: Assume technical responsibility from Pre-silicon to Post-silicon environment for Feature enablement and SoC-System level flow for use cases. Pre-Silicon: New SOC features enablement, implementation and coverage plan in Emulation Pre-silicon: Review all Silicon bugs that deferred out SOC Tape out and ensure it does not impact the system level features / use cases. Post Silicon: Lead the Bring-up planning in collaboration with Silicon teams, Platform, Firmware / BIOS, Post Si Validation team so we have the fastest and functional bring-up as soon as silicon arrives in the lab. Post Silicon: Partner with SOC NPI PM and be the technical lead to support & debug SOC related challenges from Tape out all the way to SOC IP milestone. Post Silicon: Lead cross-functional critical silicon issue debug, uplevel and communicate the updates into core teams and Management program reviews. Post Silicon: Provide inputs to Silicon Validation teams on coverage for New SOC features, enablement, implementation, IPs, and functional coverage at the system level. Exhibit strong technical leadership on X86 architecture and associated feature implementation Exhibit great technical depth in the post silicon enablement and validation of both HW and FW aspects to take the right technical decisions for the team Individual requirements: Highly skilled engineering professional with over 15 years of experience. Solid experience in both Pre and Post Silicon enablement and validation with strong BIOS/FW/SW intercepting knowledge. Solid Experience and Knowledge in the HW and FW aspects of X86 design Solid experience in connecting the bigger picture across different related domains between Hardware/Firmware and Software and com Adept in calling out risks while anticipating issues and coming up with appropriate mitigation plans Experienced in working with the Enablement Manager and Leads, Program Managers, Product Managers, BIOS/FW Managers and other cross functional stakeholders and create a robust alignment setup while running execution. Preferred experience working with cross-functional teams like DV/Silicon Designers/Pre-silicon/Platform/BIOS/FW/ SW. Experience in High Speed I/Os like PCIe (preferably Gen4 and above), Memory (DDR4/DDR5.LPDDR4/LPDDR5), USB4.0/3.2/3.1, USB PD, USB Type C, Display interfaces and Ethernet and high-speed interconnects. Experience in Power Management Hands-on high speed and board measurement techniques in using high end equipment like Oscilloscopes, Logic Analyzers, Debugger tools, Raspberry PI, Network analyzers, etc. Preferred experience with scripting using TCL, Python Excellent communication, collaboration, articulation, upleveling to senior management and team playing skills. Key responsibilities: Synergize with the Pre-silicon and DV teams and other stakeholders for proper interception of milestones and risk callouts. Actively participate in discussions with cross-functional teams in defining and refining test plans and guiding the team for the right path. Be on top of all issues pertinent to Debug & Triage of any functional issues across the entire validation cycle Drive meetings for issue closures and actively track schedules and milestone quality metrics Ensure the Best-in-class Documentation and collateral delivery from the team. #L1-RG2 Benefits offered are described: AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here. This posting is for an existing vacancy.

Responsibilities

Lead the technical execution of SoC feature enablement and debug from pre-silicon emulation through post-silicon bring-up. Coordinate cross-functional teams to resolve critical silicon issues and ensure functional coverage at the system level.