Y-Axis Jobs Logo
Send us feedback
telephone  +91 7670 800 001
Log in Sign up Try Premium
DV Engineer II at Microsoft
Hyderabad, Telangana, India -
Full Time

Start Date

Immediate

Expiry Date

03 Mar, 26

Salary

0.0

Posted On

03 Dec, 25

Experience

5 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

No

Skills

Design Verification, SystemVerilog, UVM, C/C++, Debugging, RTL, Simulation, Emulation, Scripting, Python, Perl, Computer Architecture, Functional Coverage, Testbenches, Stimulus Generation

Industry

Software Development

Description
The AISiE silicon team is seeking a passionate, driven, and intellectually curious computer/electrical engineer to deliver premium-quality designs once considered impossible. We are responsible for delivering cutting-edge, custom IP and SoC designs that can perform complex and high-performance functions in an extremely efficient manner. Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios. Create and enhance constrained-random verification environments using SystemVerilog and UVM, or formally verify designs with SVA and industry leading formal tools Develop tests using UVM or C/C++ Analyse and debug test failures with designers to deliver functionally correct design. Identify and write functional coverage for stimulus and corner cases. Close coverage to plug verification holes and meet tape out requirements. Processor based testbenches and emulation 5 or more years of experience in design verification with a proven track record of delivering complex Accelerators or CPU's or SoC IP's In depth knowledge of verification principles, testbenches, stimulus generation, and UVM or C++ based test environments. Solid understanding of computer architecture Substantial background in debugging RTL (Verilog) designs as well as simulation and/or emulation environments Scripting language such as Python or Perl
Responsibilities
The DV Engineer II will plan the verification of complex design IP/SoC and create constrained-random verification environments. They will analyze and debug test failures and ensure functional correctness of designs.