Early Career Design Verification Engineer - Power Management (m/f/d) at Apple

Munich, Bavaria, Germany -

Full Time

Start Date

Immediate

Expiry Date

17 Feb, 26

Salary

0.0

Posted On

19 Nov, 25

Experience

0 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

Skills

Design Verification, Mixed-Signal Designs, Test-Plan Development, Simulation, Debugging, Coverage Analysis, SystemVerilog, UVM, Object Oriented Programming, Automated Verification, Test-Bench Development, Assertion Based Verification, Formal Verification, Communication Skills, Interpersonal Skills, Collaboration

Industry

Computers and Electronics Manufacturing

Description

At Apple, we work every single day to craft products that enrich people’s lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a results-oriented and highly committed Design Verification Engineer. As a member of our multifaceted group, you will have the unique opportunity to craft upcoming products that will delight and encourage millions of Apple’s customers every day. We are looking for a Design Verification Engineer in our team, who will enable bug-free first silicon for our mixed-signal designs, in close collaboration with Digital and Analog Design engineers. The responsibilities involve all phases of pre-silicon verification including establishing design verification methodology and test-plan development. Additional responsibilities will involve verification environment development, such as stimulus and checkers, test-writing, debug, coverage, sign-off for RTL freeze and tape-out. DESCRIPTION In this role you will develop verification plans in coordination with design leads and architects. Your responsibilities will include: - Building and maintaining verification test bench components and environments - Generate directed and constrained random tests - Run simulations and debug design and environment issues - Build functional coverage points, analyze coverage, and improve test environment to target coverage holes - Craft automated verification flows for block and chip level verification - Apply knowledge of hardware description languages, hardware verification languages (SystemVerilog), methodology (UVM/OVM), and logic simulators to verify complex designs - Work with other block and chip level engineers to ensure a flawless verification flow MINIMUM QUALIFICATIONS Knowledge of Object Oriented Programming Basic knowledge of mixed signal verification MS/BS in Computer Science, Electrical Engineering or equivalent Fluency in English language is required PREFERRED QUALIFICATIONS Excellent communication and interpersonal skills combined with the ability to collaborate Experience developing scalable and portable test-benches Experience with constrained random verification environments Experience defining coverage space, writing coverage model, analyzing results Experience with Assertion Based Verification Experience in Formal Verification Advanced knowledge of SystemVerilog and UVM

Responsibilities

In this role, you will develop verification plans in coordination with design leads and architects. You will be responsible for building and maintaining verification test bench components and environments, generating tests, running simulations, and ensuring a flawless verification flow.