Sign up with

Already have an account? Log in here

Need some help?
Talk to us at +91 7670800001

EOSL_Digital Circuit Design Intern (S200/S400) at ITRI

, , -

Full Time

Start Date

Immediate

Expiry Date

06 May, 26

Salary

0.0

Posted On

05 Feb, 26

Experience

0 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

Skills

Circuit Design, Verification, Integration Development, Hardware Accelerator Circuits, ARM Architecture, RISC-V Architecture, Functional Verification, Simulation Tools, Emulation Tools, AI Accelerator Development, Multi-Sensor Fusion Computing, Large Language Model Computation

Industry

Research Services

Description

This internship is in ITRI's Electronics and Optoelectronics Systems Research Laboratories (EOSL). Intern will work on the following topics / tasks: Circuit Design, Verification, and Integration Development Develop specialized hardware accelerator circuits based on ARM or RISC-V system architectures. Perform functional verification of system-level circuits using simulation and emulation tools (e.g., HAPS, ZeBu). Deploy applications using ARM or RISC-V software toolchains. Emerging AI Accelerator Development and Research Develop acceleration techniques for multi-sensor fusion computing. Develop acceleration techniques for large language model (LLM) computation. Qualifications: Major and student level: Master's or Ph.D. degree. Required/desired background with specific skills (software, equipment, processes, etc.): Educational or research background related to circuit design, hardware acceleration, ARM- or RISC-V–based system architectures, functional verification using simulation or emulation tools, or AI accelerator development. Language or other qualifications: Must be able to work on-site at the Hsinchu Zhongxing Campus.

Responsibilities

The intern will work on circuit design, verification, and integration development, focusing on specialized hardware accelerator circuits based on ARM or RISC-V architectures. Additionally, they will develop acceleration techniques for multi-sensor fusion computing and large language model computation.