FPGA Development Tools Engineer at Altera

, Penang, Malaysia -

Full Time

Start Date

Immediate

Expiry Date

02 Aug, 26

Salary

0.0

Posted On

04 May, 26

Experience

10 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

Skills

FPGA Design, RTL Design, Verilog, SystemVerilog, VHDL, Altera Quartus Prime, Simulation Modeling, Verification Methodologies, Debugging, Timing Analysis, Python, Tcl, Technical Leadership, IP Development, Regression Testing, Architecture

Industry

technology;Information and Internet

Description

Job Details: Job Description: 📌 Role Overview We are seeking a Senior Technical Lead to drive the development, modeling, and validation of FPGA IP and simulation models within Altera Quartus Prime ecosystem. This is a hands-on leadership role — you will: Define technical direction Lead complex problem-solving Actively contribute to design, modeling, and debugging You will play a critical role in improving IP quality, simulation accuracy, and engineering productivity, while mentoring engineers and shaping best practices. 🎯 Key Responsibilities 🔹 Technical Leadership (Hands-On) Own technical direction for IP and simulation model Lead design reviews, architecture discussions, and validation strategies Dive deep into complex issues and personally drive resolution 🔹 IP Development & Modeling Design and implement FPGA IP (RTL/SystemVerilog/VHDL) Develop high-fidelity simulation models: Behavioral Cycle-accurate Ensure consistency between: Simulation models Hardware implementation 🔹 Verification & Validation Strategy Define and enforce robust verification methodologies: SystemVerilog Assertion-based verification Oversee and contribute to: Testbench architecture Coverage strategy Regression systems 🔹 Debug & Root Cause Leadership Lead debugging of complex issues across: Simulation Fitter Timing analysis Translate low-level issues into: Clear root cause Actionable fixes 🔹 Quartus Flow Integration Ensure seamless integration with: Compilation Fitter Timing closure Identify and drive improvements in: Tool usability Debuggability (e.g., Fitter insights) 🔹 Productivity & Automation Champion engineering productivity improvements: Automation frameworks (Python, Tcl) Regression infrastructure AI-assisted workflows (where applicable) 🔹 Mentorship & Team Development Mentor engineers in: Debugging Design quality Verification practices Raise overall team capability in: Root cause analysis System-level thinking Qualifications: 🧠 Required Qualifications Bachelor’s or Master’s in: Electrical Engineering / Computer Engineering 8–12+ years of experience in: FPGA design, IP development, or verification Strong hands-on expertise in: RTL design (Verilog/SystemVerilog/VHDL) Simulation & verification Deep experience with: Altera Quartus Prime or equivalent FPGA toolchains Proven ability to: Debug complex system-level issues and Lead technical initiatives Job Type: Regular Shift: Shift 1 (Malaysia) Primary Location: Penang 15, Penang, Malaysia Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. About Altera Altera: Accelerating Innovators Altera provides leadership programmable solutions that are easy-to-use and deploy in applications from cloud to edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation. Altera is helping to shape the future through pioneering innovation that unlocks extraordinary possibilities for everyone on the planet. Don't see the dream job you are looking for? Click "Get Started" below to drop off your contact information and resume and we will reach out to you if we find the perfect fit.

Responsibilities

The role involves leading the development, modeling, and validation of FPGA IP within the Altera Quartus Prime ecosystem. You will define technical direction, mentor engineering staff, and drive complex debugging and automation initiatives.