GPU Verification Engineer
at Intel
Folsom, California, USA -
Start Date | Expiry Date | Salary | Posted On | Experience | Skills | Telecommute | Sponsor Visa |
---|---|---|---|---|---|---|---|
Immediate | 19 Jul, 2024 | USD 185123 Annual | 19 Apr, 2024 | N/A | Test Writing,Electronics,Verilog,Rtl Verification,Addition,Computer Engineering | No | No |
Required Visa Status:
Citizen | GC |
US Citizen | Student Visa |
H1B | CPT |
OPT | H4 Spouse of H1B |
GC Green Card |
Employment Type:
Full Time | Part Time |
Permanent | Independent - 1099 |
Contract – W2 | C2H Independent |
C2H W2 | Contract – Corp 2 Corp |
Contract to Hire – Corp 2 Corp |
Description:
JOB DESCRIPTION
Intel’s Graphic solutions are used by millions of people every day, changing the way the world sees in unprecedented ways. The Graphics IP team responsible for providing the next gen Graphics and High-Performance Compute IP’s which go into SoC’s in all of Intel Graphics IP products. Integrated, Discrete and Data Centre AI products. We strive to lead the industry through continuous innovation and world-class engineering. We are looking for Experienced Pre-Silicon RTL Design and Verification engineers. Your job scope includes validation of microarchitecture, testbench design and implementation, logic verification (includes dynamic as well as formal verification), and post-Si validation debug support. You will be responsible for verification of complex RTL/logic clusters that go into the latest Intel graphics products. Your daily work will include one or more of the following responsibilities. The exact scope can be tailored based on applicant’s skills and experience.
Responsibilites will include but not limited to:
Develop detailed validation specs for testbench and validation collaterals design and/or comprehensive testplans for verification.
Define verification strategy and develop execution plans.
Ensure that validation sign off meets all the required matrices of coverage, pass rates, performance criterion as well as feature goals.
Design verification involving TestBench development, architecture/functional modeling, functional coverage closure, test writing, and debug.
Post-silicon debug and support.
Execution and debug of hardware simulations; achievement of functional test coverage objectives. Identification and closure of design and environment defects, including bug fixes requiring manual ECOs (gate-level netlist edits).
Planning and organizing design/val projects or phases of design/val projects.
As a successful candidate you must possess:
Strong analytical ability problem solving and good communication skills.
The ability to work independently and at various levels of abstraction.
Deep knowledge of industry standard verification strategy and tools including UVM and random verification.
QUALIFICATIONS
You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
MINIMUM QUALIFICATIONS:
Bachelor of Engineering degree in Electronics or Computer Engineering or any STEM related degree with 5+ year experience in silicon design development
PREFERRED QUALIFICATIONS:
Master’s Degree in Electronics or Computer Engineering or any STEM related degree with 4+ years of experience in silicone design development
Prefer understanding of Graphics architecture.
Experience with RTL verification and validation microarchitecture using Verilog, System Verilog Experience with coverage driven verification testbench development functional modeling and test writing
Experience with industry standard frontend design and verification flows, tools, methodology Experience with scripting shell, PERL
Responsibilities:
Please refer the Job description for details
REQUIREMENT SUMMARY
Min:N/AMax:5.0 year(s)
Information Technology/IT
Engineering Design / R&D
Software Engineering
Graduate
Silicon design development
Proficient
1
Folsom, CA, USA