Infinity Fabric Verification Staff Engineer at Advanced Micro Devices, Inc

Santa Clara, California, United States -

Full Time

Start Date

Immediate

Expiry Date

24 May, 26

Salary

0.0

Posted On

23 Feb, 26

Experience

10 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

Skills

SystemVerilog, UVM, Verification, Testbench Development, Test Plan Execution, Technical Leadership, Schedule Creation, RTL Design Interaction, Performance Engineering Interaction, Post-Silicon Validation Interaction, Architecture Expertise, Scripting, Coverage Closure, Bug Rate Tracking, Management, Presentation

Industry

Semiconductor Manufacturing

Description

WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: The Infinity Fabric transport layer verification team is looking for a primary pre-silicon verification engineer to help verify our configurable switches and die-to-die interconnect. Infinity Fabric is part of every new AMD product being developed across AI, Client, Server, Graphics, and Semi-Custom markets. Our growing team is in need of additional experienced senior engineering to help us enhance our configurable testbench and to mentor junior engineers. THE PERSON: The preferred candidate will have proven experience verifying complex design blocks at the IP or SoC level using SystemVerilog/UVM or related technologies. He or she should be comfortable creating and executing on test plans in collaboration with design and verification colleagues in a metric-focused environment. And a track record of technically leading verification teams in the execution of silicon design and verification closure. KEY RESPONSIBILITIES: Create project schedules and staging plans for new feature development Develop and enhance SystemVerilog / UVM-based testbenches to verify new features for AI & Server products. Interact with architects, RTL designers, performance engineers, and post-silicon validation engineers to develop deep expertise in the Infinity Fabric architecture. Lead a team of verification engineers to execute in the verification of new features within project schedules. Communicate and interact with project management to stage new feature development per the larger infinity fabric development Mentor verification engineers. PREFERRED EXPERIENCE: Extensive industry experience is preferred. Outstanding foundation in Systems & SoC architecture, with expertise in one or more of the following: CPU or GPU, Memory sub-system, Fabrics, CPU/GPU coherency, Multimedia, or I/O subsystems. Architected and developed complex verification environments in SystemVerilog or C++ and infrastructure, including scripting using Perl, Ruby, Make, or the likes. Have personally implemented verification tests, sequences, scoreboards, checkers, assertions and coverage groups. Led groups in complete verification process including closing coverage and tracking bug rates Exposure to RTL design, software development, formal verification, or other related domains. Excellent communication, management, and presentation skills. ACADEMIC CREDENTIALS: Master’s degree in related discipline preferred LOCATION: Santa Clara, CA; Austin, TX or Boxborough, MA #LI-MF2 #LI-HYBRID Benefits offered are described: AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here. This posting is for an existing vacancy.

Responsibilities

Key responsibilities include creating project schedules, developing and enhancing SystemVerilog/UVM testbenches for new features in AI & Server products, and leading a team of verification engineers. The role also requires interacting with various engineering teams to gain deep expertise in the Infinity Fabric architecture and mentoring junior engineers.