Start Date
Immediate
Expiry Date
03 Jun, 26
Salary
50000.0
Posted On
05 Mar, 26
Experience
0 year(s) or above
Remote Job
Yes
Telecommute
Yes
Sponsor Visa
No
Skills
VHDL, Verilog, System Verilog, RTL Design, FPGA, DO-254, Vivado, Quartus, Libero, ModelSim, QuestaSim, RTL Architecture, Timing Constraints, Functional Simulation, Timing Simulation, Debugging
Industry
Business Consulting and Services
How To Apply:
Incase you would like to apply to this job directly from the source, please click here