Intern, CPU Design Engineer at SAMSUNG AUSTIN SEMICONDUCTOR LLC

San Jose, California, United States -

Full Time

Start Date

Immediate

Expiry Date

31 Dec, 25

Salary

62.0

Posted On

02 Oct, 25

Experience

0 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

Skills

Digital Logic Design, Computer Architecture, HDL Languages, Verilog, SystemVerilog, VHDL, CPU Pipeline Architecture, Instruction Sets, Memory Hierarchy, Simulation Tools, Verification Tools, FPGA Development, Scripting Languages, Problem-Solving, Collaboration, Innovation

Industry

Semiconductor Manufacturing

Description

Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World’s Technology Together Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you’ll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We’re dedicated to empowering people to be their true selves. Together, we’re building a better tomorrow for our employees, customers, partners, and communities. What You’ll Learn Project Overview: High Performance RISC-V OoO Superscalar CPU Skills You’ll Learn: Define microarchitecture of feature(s) or extensions for RISC-V CPU Write and test RTL for the features and integrate in the CPU Hands-on experience in cutting-edge CPU design projects. What You’ll Do The Architecture Research Lab (ARL) is one of the research teams of Samsung Advanced Institute of Technology (SAIT) which is Samsung‘s R&D hub, established as the incubator for cutting-edge technologies. SAIT’s mission has covered various research areas from AI applications/algorithms research, neuromorphic processor, domain-specific accelerators to new materials, quantum computing, and super computer system. ARL is committed to shaping the future of CPU processor and SoC architecture for the most demanding applications of the future like AI and HPC. We are building the foundation of processors and the related platform which are applied to various business targets of Samsung in the future. We are seeking a highly motivated intern to join our CPU Design and Micro-Architecture team in Summer 2026. As an intern, you will have the opportunity to work alongside experienced engineers to contribute to the design, development, and verification of CPU microarchitectures. You will assist in the design and implementation of key components of modern processors, including pipeline stages, memory hierarchy, and communication protocols, gaining hands-on experience in cutting-edge CPU technologies. Location: Daily onsite presence at our San Jose, CA headquarters in alignment with our Flexible Work policy Reports to: Sr. Staff Engineer, ASIC Design Req ID: 42715 Assist in the design and development of CPU microarchitecture components such as pipelines, execution units, and caches. Collaborate with senior engineers on micro-architectural modeling and analysis to improve performance, power, and area efficiency. Help in the development of RTL designs for various CPU blocks and contribute to verification and validation efforts. Participate in architecture definition discussions and assist in performance analysis using simulators and tools. Debug and resolve design issues using simulation and hardware emulation environments. Document design work, test plans, and test cases as part of the project deliverables. Complete other responsibilities as assigned. What You Bring Currently pursuing a Bachelor’s, Master’s or PhD degree in Electrical Engineering, Computer Engineering, or related field. Must have at least 1 academic quarter/semester remaining Strong understanding of digital logic design and computer architecture concepts. Familiarity with HDL languages such as Verilog, SystemVerilog and VHDL. Strong knowledge of CPU pipeline architecture, instruction sets (RISC-V, ARM, x86), and memory hierarchy. Experience with simulation and verification tools (e.g., VCS, Verdi, ModelSim, Questa, or equivalent) and FPGA tools- Vivado or Quartus- is a plus. Strong programming skills in Verilog, SystemVerilog. Excellent problem-solving skills and the ability to work in a fast-paced, collaborative environment. Coursework or experience in computer architecture, microprocessor design, parallel programming, digital logic design etc. Exposure to RISC-V or other instruction set architectures. Experience with FPGA development or CPU emulation environments. Knowledge of scripting languages (e.g., Perl, TCL, Python) for automation. You’re inclusive, adapting your style to the situation and diverse global norms of our people. An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding. You’re collaborative, building relationships, humbly offering support and openly welcoming approaches. Innovative and creative, you proactively explore new ideas and adapt quickly to change. #LI-AD1 What We Offer The pay range below is for all roles at this level across all US locations and functions. Individual pay rates depend on a number of factors—including the role’s function and location, as well as the individual’s knowledge, skills, experience, education, and training. This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours. Relocation Support Live 50+ miles away from your new office? No worries! We'll provide a stipend to help support your move. Housing Stipend Signing a lease on a new place for your summer internship? We'll help you pay your way with a monthly stipend. Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community. Prioritize Emotional Wellness With on-demand apps and paid therapy sessions, you’ll have support no matter where you are. Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier. Embrace Flexibility Benefits are best when you have the space to use them. That’s why we facilitate a flexible environment so you can find the right balance for you. Hourly Base Pay Rate $28—$62 USD Equal Opportunity Employment Policy Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations. Recruiting Agency Policy We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings. Applicant Privacy Policy https://semiconductor.samsung.com/about-us/careers/us/privacy/

How To Apply:

Incase you would like to apply to this job directly from the source, please click here

Responsibilities

Assist in the design and development of CPU microarchitecture components and collaborate with senior engineers on micro-architectural modeling. Help in the development of RTL designs and participate in architecture definition discussions.