Y-Axis Jobs Logo
Send us feedback
telephone  +91 7670 800 001
Log in Sign up Try Premium
Internship - Chip Verification at Infineon Technologies AG Australia
Hanoi, Ha Noi, Vietnam -
Full Time

Start Date

Immediate

Expiry Date

12 Feb, 26

Salary

0.0

Posted On

14 Nov, 25

Experience

0 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

No

Skills

C++, Object Oriented Programming, UVM, System Verilog, Analytical Skills, Problem Solving Skills, Communication Skills, Interpersonal Skills, Team Player, CPU Architecture, SoC Architecture

Industry

Semiconductor Manufacturing

Description
Execute System on Chip (SoC) verification tasks and work closely with team members to review and understand the relevant functional and safety related requirements Work and align with different stakeholders to identify verification plans and define SOC verification strategies Execute the verification plan by developing C/C++ testcases and System Verilog/UVM testbench components and by integrating 3rd party VIP components Final year of Masters/Bachelors in Electrical Engineering or relevant fields. Exceptional analytical skills and problem solving skills. Proficiency with C++, Object Oriented Programming, UVM, SystemVerilog. Good communication in English with interpersonal skills and is a good team player who is able to work well with both internal and external partners Solid understanding of basic concepts of CPU or SoC architecture. We are on a journey to create the best Infineon for everyone. This means we embrace diversity and inclusion and welcome everyone for who they are. At Infineon, we offer a working environment characterized by trust, openness, respect and tolerance and are committed to give all applicants and employees equal opportunities. We base our recruiting decisions on the applicant´s experience and skills.

How To Apply:

Incase you would like to apply to this job directly from the source, please click here

Responsibilities
Execute System on Chip (SoC) verification tasks and collaborate with team members to understand functional and safety requirements. Develop C/C++ test cases and System Verilog/UVM testbench components as part of the verification plan.