ISP Design Engineer, up to Staff at Qualcomm Technologies Inc Turkey

Taipei, , Taiwan -

Full Time

Start Date

Immediate

Expiry Date

08 May, 26

Salary

0.0

Posted On

07 Feb, 26

Experience

2 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

Skills

Image Signal Processing, Hardware Design, Demosaic, Noise Reduction, Color Correction, Tone Mapping, Sharpening, HDR Merging, Filtering, C/C++, SystemC, RTL Design, ASIC Design, Low Power Design, Collaboration, Algorithm Validation

Industry

Semiconductor Manufacturing

Description

Company: Qualcomm Semiconductor Limited Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: As a forward thinking technology company, Qualcomm advances the limits of innovation in Industrial and Embedded IoT to deliver next generation experiences and accelerate digital transformation toward a smarter, more seamlessly connected world. We are seeking a seasoned ISP Design Engineer to join our SoC design team. In this role, you will architect and develop advanced Image Signal Processing (ISP) hardware pipelines for high performance, low power semiconductor products. You will be responsible for defining micro architectures, building performance/accuracy models, implementing hardware datapaths, optimizing PPA, and validating ISP functions that enable industry leading image quality across a wide range of products including IoT, mobile, camera centric devices, and embedded platforms. You will work closely with imaging algorithm experts, system architects, RTL designers, physical design engineers, firmware developers, and verification teams to deliver world class camera and computer vision capabilities. This role requires strong depth in imaging algorithms and practical hardware execution to translate complex IQ requirements into efficient and production ready ISP architectures. Responsibilities • Architect, design, and optimize ISP hardware modules including demosaic, noise reduction, color correction, tone mapping, sharpening, HDR merging, spatial/temporal filtering, and other image quality pipelines. • Translate imaging specifications and algorithm requirements into efficient micro architecture and hardware friendly implementations, balancing image quality with area, power, and latency constraints. • Develop C/C++/SystemC models for algorithm validation, performance estimation, bandwidth analysis, and design space exploration. • Evaluate ISP performance using KPIs such as image quality metrics, throughput, latency, memory bandwidth, and power efficiency; propose design enhancements based on quantitative data. • Collaborate with verification teams to define test plans, reference model comparisons, coverage metrics, and debugging flows for robust pre silicon validation. • Work with PD teams to meet PPA targets via pipeline design, timing closure strategies, clock/power domain planning, and architecture trade off analyses. • Support post silicon bring up, tuning, debugging, and performance correlation against pre silicon models. • Contribute to architecture documentation, programming guides, and cross team design reviews. Minimum Qualifications • Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field. • Solid understanding of image signal processing algorithms and concepts (demosaic, filtering, HDR, color pipelines, noise reduction, etc.). • Strong RTL design skills (Verilog/SystemVerilog) and experience in micro architecture development and datapath design. • Proficiency in C/C++/SystemC/Python for modeling, simulation, and algorithm analysis. • Experience with SoC integration, memory hierarchy, bandwidth/performance estimation, and low power design techniques. • Ability to work cross functionally and deliver designs from concept to silicon. Preferred Qualifications •Experience implementing ISP pipelines or image quality algorithms in hardware as seen in roles such as Camera Engineer、Camera Senior Engineer 或 Camera Staff Engineer •Background in computational photography, multi frame fusion、CV workloads、or ML based IQ algorithms。 •Familiarity with sensor pipelines、3A（AWB/AEC/AF）、tuning workflows、or camera system integration。 •Nice to have experiences in scripting language. •Nice to have experiences in FPGA flow Minimum Qualifications: • Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience. OR Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience. OR PhD in Science, Engineering, or related field. Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries). Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law. To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications. If you would like more information about this role, please contact Qualcomm Careers.

How To Apply:

Incase you would like to apply to this job directly from the source, please click here

Responsibilities

The ISP Design Engineer will architect and develop advanced Image Signal Processing hardware pipelines for semiconductor products. Responsibilities include defining micro architectures, optimizing performance, and validating ISP functions for high image quality.