Sign up with

Already have an account? Log in here

Need some help?
Talk to us at +91 7670800001

Junior FPGA Design Engineer at KRUSH Labs B.V.

Eindhoven, North Brabant, Netherlands -

Full Time

Start Date

Immediate

Expiry Date

16 Jun, 26

Salary

0.0

Posted On

18 Mar, 26

Experience

0 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

Skills

Fpga, Systemverilog, C/C++, Python, Rtl, Sta, Logic Analyzers, Mimo, Ofdm, CocoTB, Lint-clean, Timing Closure, Debugging, Verification, Signal Processing

Industry

Research Services

Description

The Junior FPGA Design Engineer will contribute to the development of an advanced wireless communication system designed for long‑range, high‑data‑rate, and low‑latency performance. The role involves designing, integrating, and validating RTL modules while working closely with system architects and engineers across DSP, RF, and verification disciplines. Responsibilities • Develop lint‑clean RTL modules based on system and algorithmic specifications. • Integrate third‑party IP blocks and ensure proper functionality within the FPGA system. • Review and refine RTL code quality to ensure complete functional coverage. • Support the enhancement of internal FPGA design, verification, and testing methodologies. • Debug timing issues and contribute to timing closure during STA. • Perform on‑board debugging using logic analyzers and related tools. Technical Qualifications • Relevant Master’s degree with 1–2 years of experience in FPGA or front‑end VLSI design. • Proficiency in SystemVerilog. • Working knowledge of C/C++ and Python. • Experience with structured, lint‑clean RTL development. • Understanding of wireless communication and signal processing concepts such as MIMO and OFDM. • Familiarity with verification methodologies or tools such as CocoTB. • Experience with fixed‑point DSP algorithm implementation in RTL is an advantage. Skills and Abilities • Strong analytical and problem‑solving skills with attention to detail. • Clear communication and ability to collaborate across technical domains. • Eagerness to learn and adapt to evolving technologies. • Commitment to high‑quality and innovative design practices.

Responsibilities

The engineer will develop lint-clean RTL modules based on specifications, integrate third-party IP blocks, and refine RTL code quality for functional coverage. Responsibilities also include supporting design methodologies, debugging timing issues, and performing on-board debugging.