Y-Axis Jobs Logo
Send us feedback
telephone  +91 7670 800 001
Log in Sign up Try Premium
Layout Engineer m/f/d at Texas Instruments
Freising, Bavaria, Germany -
Full Time

Start Date

Immediate

Expiry Date

01 Jun, 26

Salary

0.0

Posted On

03 Mar, 26

Experience

0 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

No

Skills

Layout Generation, Floor-planning, Verification, Cadence Virtuoso, Layout Optimization, Design Rule Checks, Layout vs Schematic, Tape Out Process, Analog Design, Mixed Signal Integrated Circuits, Electromigration Checks, Parasitic Aware Layout, Shell Scripting, Analytical Skills, Problem-Solving Skills, Communication Skills

Industry

Semiconductor Manufacturing

Description
Change the world. Love your job. In your first year with TI, you will participate in the Career Accelerator Program (CAP), which provides professional and technical training and resources to accelerate your ramp into TI, and set you up for long-term career success. Within this program, we also offer function-specific technical training and on-the-job learning opportunities that will encourage you to solve problems through a variety of hands-on, meaningful experiences from your very first day on the job.    Why APP? Power is everywhere! The Analog Power Products (APP) team designs and develops more than 30,000 products for the industrial, automotive, personal electronics and communications markets. Our solutions cover the entire AC/DC and DC/DC power spectrum and are leading the industry in power density, power consumption, EMI performance, and other performance metrics. Made up of six dynamic business units, APP is at the forefront of industrial and next-generation automotive trends. You will be joining the BSR-LV product line which is located in Freising, Germany and is working in the fields of inductive DCDC converters. We focus on fully integrated buck converters in the low voltage area (

How To Apply:

Incase you would like to apply to this job directly from the source, please click here

Responsibilities
The primary activities involve cell/top-level floor-planning, layout, and verification within the Cadence Virtuoso environment, ensuring chip/block level layouts meet all design and manufacturing requirements. Responsibilities also include layout area estimation, parasitic aware layout, and close cooperation with design and packaging teams to guarantee flawless product development execution.