Physical Design Engineer - Bangalore at Eridu AI

Bengaluru, karnataka, India -

Full Time

Start Date

Immediate

Expiry Date

19 May, 26

Salary

0.0

Posted On

18 Feb, 26

Experience

10 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

Skills

Physical Design, P&R, Timing Closure, Floorplan, Clocking, Electrical Analysis, Power Analysis, SDC, Innovus, Fusion Compiler, Synthesis, Power Planning, H-Tree, Scripting, Verilog, System Verilog

Industry

Computer Networking Products

Description

Responsibilities Define the Physical Assembly of SOC. involving all aspects of physical design functions such as P&R, timing, floorplan, clocking, electrical analysis, and power. Proficiency in Synthesis design constraints (SDC). Design and Architect Top Level and block Level Floor planning of the entire SoC. Sound Proficiency in either Innovus or Synopsys Fusion Compiler required. Proficiency in synthesis, Floor planning Power Planning and Timing closure are required. Prior experience with large skew optimized clock tree designs like H-Tree preferred. Clock Grid exposure is a plus. Work extensively with Micro-architects to perform feasibility studies and explore performance, power & area (PPA) tradeoffs for design closure. Develop physical design methodologies and customize recipes across various implementation steps to optimize PPA. Work with a multi-functional engineering team to implement and validate physical design by running all signoff flows such as Timing, Power, EM/IR, PDV. Qualifications Master’s Degree or bachelor’s degree in EE with a minimum of 10+ years of experience. Knowledge using synthesis, place & route, analysis and verification CAD tools. Familiarity with logic & physical design principles to drive low-power & higher-performance designs. Fluency in scripting in some of these languages: Unix, Perl, Python, and TCL. Good understanding of device physics and experience in deep sub-micron technologies 7nm or below. Knowledge of Verilog and System Verilog. Excellent skills in problem solving, written and verbal communication, excellent organization skills, and highly self-motivated. Ability to work well in a team and be productive under aggressive schedules. Prior experience of multiple tape-out in deep submicron 7nm or below is required. Why Join Us? At Eridu, you’ll have the opportunity to shape the future of AI infrastructure, working with a world-class team on groundbreaking technology that pushes the boundaries of AI performance. Your contributions will directly impact the next generation of AI networking solutions, transforming data center capabilities. The starting base salary for the selected candidate will be established based on their relevant skills, experience, qualifications, work location, market trends, and the compensation of employees in comparable roles.

Responsibilities

The role involves defining the Physical Assembly of the SOC, covering all physical design functions including P&R, timing, floorplan, clocking, electrical analysis, and power management. Responsibilities also include working with architects on PPA tradeoffs and developing physical design methodologies to optimize implementation steps.