Sign up with

Already have an account? Log in here

Need some help?
Talk to us at +91 7670800001

Physical Design Engineer - HBM Layout at Micron Technology

Tlaquepaque, jalisco, Mexico -

Full Time

Start Date

Immediate

Expiry Date

12 Feb, 26

Salary

0.0

Posted On

14 Nov, 25

Experience

0 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

Skills

Electronics Circuit Concepts, Electronic Circuits Simulation, Design Tools, Interpersonal Skills, Problem-Solving, English Communication, Team Player, Technology Passion, Pre-Silicon Circuit Design, Analog Circuits, Physical Design, MOS Basics, Fabrication Fundamentals, Analog Layout Basics, Programming Languages, Cadence VLE/VXL, Mentor Graphic Calibre DRC/LVS

Industry

Semiconductor Manufacturing

Description

Bachelor's degree, master or PhD in Electronics, Mechatronics, Robotics Engineering, Nanotechnology or similar. Graduated within the last 2 years from a bachelor's degree, master's degree, or PhD program. Strong knowledge of electronics circuit concepts. Experience using electronic circuits simulation and design tools Effective interpersonal and problem-solving abilities. English language communication skills (conversational level is a must). A self-motivated, enthusiastic team player who enjoys working with others Passionate about Technology, willing to learn and develop into the semiconductor field. Participated in internships or school projects related to pre-silicon circuit design. Knowledge of Pre-silicon development areas such as analog circuits and physical design. Have concepts of MOS basics, fabrication fundamentals and analog layout basics Organized and goal focused thinking. Experience with programming and scripting languages such as C++/Phyton Used Cadence VLE/VXL, Mentor Graphic Calibre DRC/LVS or similar tools. Understand layout effects on the circuit such as speed, capacitance, power and area Attitude for attaining problem-solving skills in physical verification of custom layout. Responsible for Layout design of leaf cell/Stdcell or sub blocks Highly motivated with passion, detail oriented, systematic and methodical approach in IC layout design Demonstrate commitment towards the work/assignment and plan proactively to finish the work on time. Interpret the DRC/LVS/ and other physical verification checks Effectively communicating with Internal teams to assure the success of a layout project.

Responsibilities

Responsible for layout design of leaf cell/stdcell or sub blocks. Effectively communicate with internal teams to assure the success of a layout project.