Principal Design Verification Engineer at Marvell Technology

Bengaluru, karnataka, India -

Full Time

Start Date

Immediate

Expiry Date

12 Jun, 26

Salary

0.0

Posted On

14 Mar, 26

Experience

10 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

Skills

System Verilog, UVM, Python, Perl, EDA Verification Tools, Object-Oriented Design, Linux O.S., C++, ARM Assembly, Verification Test Plan, Coverage Analysis, Boot Code Verification, SoC Design, Multi-core

Industry

Semiconductor Manufacturing

Description

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact As part of the Design Verification Team at Marvell, you will verify all of the circuitry that goes inside our chips for the general market and for specific customers. These chips use cutting-edge technology to facilitate data transfers at high speeds, and you will help verify that each design meets our customers’ specifications whether they’re a major telecom organization or automotive company, etc. What You Can Expect In this role, you will develop the architecture for a functional verification environment, including reference models and bus-functional monitors and drivers and contribute to the methodology behind such development. Activities may include: • Writing a verification test plan using random techniques and coverage analysis and working with designers to ensure it is complete. • Developing tests and tuning the environment to achieve coverage goals. Debugging failures and working with designers to resolve issues. • Verifying boot code and architecting, developing, and maintaining tools to streamline the design of state-of-the-art multi-core SoCs. • Transforming the requirements from the engineering teams into software tools that are both easy to use and scalable within a highly parallel compute environment. • Unit and regression testing of software tools. What We're Looking For • BS/MS Computer Engineering, Electrical Engineering, or Computer Science with 10+ years of verification and firmware and software development experience (or PhD with 5+ years experience). • Experience with System Verilog, UVM. • Experience with writing a detailed test plan and building a sophisticated, directed, random-verification environment. • Experience with scripting language such as Python or Perl and EDA Verification tools. • Experience with Object-Oriented Design and implementation. • Good understanding of Linux O.S. • Good programming skills desired, especially C++ and ARM assembly. • Understanding of networking protocols, a plus. Other Skills: • Diligent, detail-oriented, and willing to take initiative and handle assignments with minimal supervision. • Requires the ability to accept and work with differing opinions. • Cannot be a close-minded developer. • Must be able to learn on the fly and work in a fast-paced environment. Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-RV1 Join our talent community to hear about company news, job openings and events. Join our Talent Community! Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Recruitment fraud is a well-known way that third parties try to get personal information or to steal money from you. Please review Marvell’s guidance here to learn more on how you can protect yourself.

Responsibilities

The role involves developing the architecture for a functional verification environment, including reference models and bus-functional monitors and drivers, while contributing to the underlying methodology. Key activities include writing verification test plans, developing and tuning tests to meet coverage goals, debugging failures, and architecting tools for state-of-the-art multi-core SoC verification.