RTL Design Engineer at Apple

Cary, North Carolina, United States -

Full Time

Start Date

Immediate

Expiry Date

17 Apr, 26

Salary

0.0

Posted On

17 Jan, 26

Experience

10 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

Skills

RTL Design, Verilog, SystemVerilog, Digital Logic Circuits, Mixed Signal Concepts, Synthesis, Static Timing, DFT, Design Verification, Assertions, Debugging, Test Scripts, Lab Data Analysis, Communication Skills, Presentation Skills, Scripting Languages, Python

Industry

Computers and Electronics Manufacturing

Description

At Apple, we work every day to craft products that enrich people’s lives. If you’re passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. Are you early in your journey towards a chip design career and wish to challenge yourself in a technical and multi-disciplinary endeavor? If so, this is an exciting position in the world class Apple mixed-signal silicon design team! This role will build upon your solid foundation in digital logic circuits while introducing mixed signal and analog circuit design and features. You will work with a variety of flows fundamental to modern silicon engineering: modeling and integrating high-performance mixed-signal and analog IPs into high-speed digital circuits, ensuring formal equivalence between custom designs and their abstract representations. This is an excellent opportunity to gain valuable experience in software methods and analysis, which are increasingly crucial across the semiconductor industry. As a member of our dynamic team, you will have the exceptional opportunity to help create the next generation of products that will delight and inspire millions of Apple customers every day. You will work to specify, design, verify, and support lab bring-up of sophisticated digital and mixed-signal circuits. DESCRIPTION In this job you will be responsible for specifying and/or micro-architecting digital blocks in sophisticated mixed-signal circuits. You will be responsible for RTL coding of blocks specified by you or others. You will also participate in the design verification and bring-up of such blocks by writing meaningful assertions, debugging code, and otherwise interacting with the design verification team. You will contribute to the lab bring-up of those circuits by potentially writing test scripts, analyzing lab data, proposing experiments, etc. MINIMUM QUALIFICATIONS BS degree in technical discipline with minimum 10 years of relevant experience. PREFERRED QUALIFICATIONS Proven knowledge of RTL design, Verilog and SystemVerilog. Deep knowledge of front-end tools (Verilog simulators, linters, clock-domain crossing checkers). Strong communication and presentation skills. Proven understanding of mixed signal concepts is a plus. Proven knowledge of synthesis, static timing and DFT is a plus. Proven knowledge of SystemVerilog assertions, checkers, and other design verification techniques is a plus. Knowledge of scripting languages; Perl and Python are a plus.

Responsibilities

You will be responsible for specifying and micro-architecting digital blocks in sophisticated mixed-signal circuits. This includes RTL coding, design verification, and contributing to lab bring-up of circuits.