Y-Axis Jobs Logo
Send us feedback
telephone  +91 7670 800 001
Log in Sign up Try Premium
Senior Design Engineer at Microsoft
Bengaluru, karnataka, India -
Full Time

Start Date

Immediate

Expiry Date

25 Feb, 26

Salary

0.0

Posted On

27 Nov, 25

Experience

10 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

No

Skills

Digital Design, Microarchitecture Specification, RTL Coding, Verilog, System Verilog, Clock Domain Crossing, Lint Closure, Synthesis, Timing Constraints, Power, Performance, Area Trade-offs, Post-Silicon Debug, Network On Chip, ASIC, Complex Algorithmic Designs, Script Development

Industry

Software Development

Description
You will be part of the design team driving many facets of high performance, high bandwidth Network-on-Chip designs in the start-of-the-art AI SoCs. The tasks will include working on Intellectual Property (IP) microarchitecture specification, Register Transfer Level (RTL) design, synthesis/Lint/CDC/FEV and System on Chip (SOC) integration on different subsystems. Throughout the program you will be interacting with various teams, including architecture, verification, and physical design, ensuring that the design is implemented and verified to the spec. 8+ years expertise in Digital Design including microarchitecture specification development, RTL coding in Verilog/System Verilog and Clock Domain Crossing (CDC)/Lint closure. 6+ years of experience delivering successful IP or Application Specific Integrated Circuits (ASIC)/SOC designs. 4+ years of experience in Synthesis, Timing constraints, Power, Performance, Area (PPA) trade-offs and Post-Silicon Debug 4+ experience in Designing Fabric/Network On Chip or Networking ASICs or Complex Control Logic CPU or graphics core design. Complex algorithmic designs for AI usages Script development.
Responsibilities
You will be part of the design team driving high performance, high bandwidth Network-on-Chip designs in AI SoCs. You will interact with various teams to ensure the design is implemented and verified to the specifications.