At Johnson & Johnson, we believe health is everything. Our strength in healthcare innovation empowers us to build a world where complex diseases are prevented, treated, and cured, where treatments are smarter and less invasive, and solutions are personal. Through our expertise in Innovative Medicine and MedTech, we are uniquely positioned to innovate across the full spectrum of healthcare solutions today to deliver the breakthroughs of tomorrow, and profoundly impact health for humanity. Learn more at https://www.jnj.com

JOB DESCRIPTION:

Robotics & Digital Solutions, part of the Johnson & Johnson family of companies, is recruiting for a Senior FPGA Engineer located in Santa Clara, CA.
At Johnson & Johnson Robotics and Digital Solutions, we’re changing the trajectory of health for humanity, using robotics to enhance healthcare providers’ abilities and improve patients’ diagnoses, treatments, and recovery times. Johnson & Johnson Robotics and Digital Solutions was established in 2020 with the integration of Auris Health, Verb Surgical, C-SATS, and Ethicon. It comprises three key med-tech platforms: Flexible Robotics (MONARCH®), Surgical Robotics (OTTAVA™), and Digital Solutions. Join our collaborative, rapidly growing teams in the San Francisco Bay Area. You’ll collaborate on breakthrough medical technologies that unite multiple subject areas to build a connected digital ecosystem that advances medical professionals’ skills and improves patient outcomes.

OVERVIEW:

We are seeking a highly skilled and experienced FPGA Engineer to join our dynamic engineering team. The ideal candidate will have a strong background in FPGA design and development, along with a passion for innovation and a commitment to delivering high-quality solutions. You will be responsible for developing, testing, and implementing FPGA-based designs in Surgical Robotics space.

REQUIRED QUALIFICATIONS

• Bachelor’s degree in Electrical Engineering, Computer Engineering, or related engineering field.
• Minimum of 5+ years of experience in FPGA design and development.
• Proficient in VHDL and/or Verilog, with experience in Xilinx Vivado.
• Strong understanding of digital signal processing (DSP) and high-speed digital design principles.
• Experience with simulation tools (e.g., ModelSim, Vivado Simulator, QuestaSim) and hardware debugging tools (e.g., oscilloscopes, logic analyzers).
• Familiarity with embedded systems and software development (C/C++ and/or Python experience is a plus).
• Excellent problem-solving skills, great aptitude for analysis, and ability to work in a collaborative environment.

PREFERRED QUALIFICATIONS

• Advanced Degree.
• Experience with Xilinx Zynq SoC FPGA family.
• Knowledge of communication protocols (e.g., SPI, I2C, Ethernet) and interfaces (e.g., PCIe, DDR).
• Proven track record of successful project delivery in a fast-paced environment.
  The Company maintains highly competitive, performance-based compensation programs. Under current guidelines, this position is eligible for an annual performance bonus in accordance with the terms of the applicable plan. The annual performance bonus is a cash bonus intended to provide an incentive to achieve annual targeted results by rewarding for individual and the corporation’s performance over a calendar/performance year. Bonuses are awarded at the Company’s discretion on an individual basis.
  Employees and/or eligible dependents may be eligible to participate in the following Company sponsored employee benefit programs: medical, dental, vision, life insurance, short- and long-term disability, business accident insurance, and group legal insurance.
  Employees may be eligible to participate in the Company’s consolidated retirement plan (pension) and savings plan (401(k)).
  This position is eligible to participate in the Company’s long-term incentive program.

Employees are eligible for the following time off benefits:

• Vacation – up to 120 hours per calendar year
• Sick time - up to 40 hours per calendar year
• Holiday pay, including Floating Holidays – up to 13 days per calendar year
• Work, Personal and Family Time - up to 40 hours per calendar year

For additional general information on Company benefits, please go to: https://www.careers.jnj.com/employee-benefits
This job posting is anticipated to close on 07/16/25. The Company may however extend this time-period, in which case the posting will remain available on https://www.careers.jnj.com to accept additional applications.
Johnson & Johnson is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, age, national origin, disability, protected veteran status or other characteristics protected by federal, state or local law. We actively seek qualified candidates who are protected veterans and individuals with disabilities as defined under VEVRAA and Section 503 of the Rehabilitation Act.
Johnson and Johnson is committed to providing an interview process that is inclusive of our applicants’ needs. If you are an individual with a disability and would like to request an accommodation, please email the Employee Health Support Center (ra-employeehealthsup@its.jnj.com) or contact AskGS to be directed to your accommodation resource.

• Design, develop, and implement FPGA architectures and algorithms.
• Collaborate cross-functionally with hardware and software engineers to integrate FPGA designs.
• Conduct simulations and performance analysis to verify design functionality and optimize performance.
• Troubleshoot and debug complex FPGA designs in both simulation and physical hardware.
• Develop and maintain technical documentation, including design specifications, test plans, and reports.