Senior Staff Engineer Digital Functional Verification (f/m/div) at Infineon Technologies AG Australia

, , Bulgaria -

Full Time

Start Date

Immediate

Expiry Date

18 Mar, 26

Salary

0.0

Posted On

18 Dec, 25

Experience

5 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

Skills

Digital Functional Verification, UVM, System Verilog, Low-Power Verification, Formal Verification, Cross-Disciplinary Collaboration, Verification Methodology, Verification Coverage, Application Engineering, Microcontroller-Based ICs, Security Requirements, Safety Requirements, Ethernet Protocol, Firmware Design, RTL Design, Cadence Verification Software

Industry

Semiconductor Manufacturing

Description

Are you ready to be at the forefront of innovation and efficiency? As a Senior Staff Engineer Digital Functional Verification, you will ensure the most efficient development of Infineon products with right quality, delivered with first time success. You will play a crucial role in Infineon's value creation chain, contributing directly to product development and focusing on efficient execution, maintenance, and continuous improvement. Job Description As a Senior Staff Engineer Digital Functional Verification, you will develop UVM-based verification environments, implement test scenarios using System Verilog, and ensure low-power verification using UPF. By applying Formal Verification, driving knowledge exchange, and collaborating with global and cross-disciplinary teams, you will contribute to the development of innovative and high-quality products. In your new role you will: Be in continuous and intensive contact with our development sites worldwide Advise and support the experts from our business units in verification projects Drive the internal exchange of know-how and experience at Infineon Work out optimization opportunities in verification methodology and verification coverage through integrating the results achieved into Infineon's design system and supporting their implementation in the development of new products Collaborate with other disciplines (e.g. Application Engineering) to define the verification methodology and the verification plan Design and develop the verification environment for ICs using the "Universal Verification Methodology" (UVM) Independently identify sub-modules that are particularly suitable for Formal Verification and apply this methodology Implement test scenarios using System Verilog and verify functionality using a Constrained Random Approach Use the Unified Power Format (UPF) to verify the low-power aspects of our designs Your Profile You are a detail-oriented and solution-driven professional with strong problem-solving skills and a commitment to high-quality outcomes. With excellent communication abilities, you thrive in dynamic, cross-functional teams, fostering collaboration and driving continuous improvement. You are best equipped for this task if you have: A degree in Electrical Engineering, Computer Science or similar At least 7 years of professional experience in Metric Driven Verification (digital & mixed signal) and Formal Verification Experience with microcontroller-based ICs and ideally with security and safety requirements Experience with Ethernet Protocol (bridge, PHY, MACs…) Experience in the creation and dissemination of methods in functional verification An excellent understanding of UVM and UPF along with strong practical skills in their application Some experience in technical leadership and project management knowledge of firmware and RTL design (VHDL) C modeling and Cadence verification software is a plus Please send us your CV in English Contact: Francisca Dias, LinkedIn #WeAreIn for driving decarbonization and digitalization. As a global leader in semiconductor solutions in power systems and IoT, Infineon enables game-changing solutions for green and efficient energy, clean and safe mobility, as well as smart and secure IoT. Together, we drive innovation and customer success, while caring for our people and empowering them to reach ambitious goals. Be a part of making life easier, safer and greener. Are you in? The central R&D organization „Design Enabling and Services“ (DES) provides the design environments (design-systems) to the different product development teams at Infineon. With leading edge design methods, complex building blocks and a wide range of product development services DES enables Infineon's advanced IC development. This means the complete value creation chain from abstract system models down to the fully verified product layout which ensures high quality manufacturing readiness. We are on a journey to create the best Infineon for everyone. This means we embrace diversity and inclusion and welcome everyone for who they are. At Infineon, we offer a working environment characterized by trust, openness, respect and tolerance and are committed to give all applicants and employees equal opportunities. We base our recruiting decisions on the applicant´s experience and skills. Learn more about our various contact channels. We look forward to receiving your resume, even if you do not entirely meet all the requirements of the job posting. Please let your recruiter know if they need to pay special attention to something in order to enable your participation in the interview process. Click here for more information about Diversity & Inclusion at Infineon.

How To Apply:

Incase you would like to apply to this job directly from the source, please click here

Responsibilities

As a Senior Staff Engineer, you will develop UVM-based verification environments and implement test scenarios using System Verilog. You will also ensure low-power verification and contribute to the development of innovative and high-quality products.