Sensors Design Verification Engineer, Staff - Cork, Ireland at Qualcomm Technologies Inc Turkey

Cork, Munster, Ireland -

Full Time

Start Date

Immediate

Expiry Date

01 Apr, 26

Salary

0.0

Posted On

01 Jan, 26

Experience

5 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

Skills

ASIC Design Verification, UVM, System Verilog, Python, Debugging, Test Planning, Assertions, RTL Simulation, Formal Verification, C Model Integration, Testbenches, Automation, Analytical Skills, Interpersonal Skills, Team Player

Industry

Semiconductor Manufacturing

Description

Company: QT Technologies Ireland Limited Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: About The Role Qualcomm offers flexible work options tailored to our employee’s needs. These include a combination of work from home and working in our brand new, state of the art office in Penrose Dock, Cork. Well-being and life balance are fundamental to Qualcomm as an employer. We recognise and understand that employees have missed spending quality time with loved ones and extended family. As such, Cork Qualcomm policy allows our employees to blend short-term remote working with annual leave. As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. The position is technology focused and involves participation in a broad range of sensors systems engineering activities within the Sensors Technologies group Responsibilities will include: Deploying Industry-Leading Verification Methodologies such as UVM and Formal Verification Developing Testbenches and Verification Components such as UVCs, C models, and Vertical/Horizontal re-usable Verification Environments. Verifying sensor algorithms RTL for ASIC tapeout quality delivery Test plan development based on Design documents and interaction with design/systems engineers Implementing C model integration within UVM framework. Writing SystemVerilog assertions Debugging, verifying, optimizing, and bit-exact matching with test vectors Analyzing coverage data and working with Design teams to address coverage holes Develop/augment framework for running regressions Debugging regression failures with design/Systems teams Support integration of design in higher-level subsystem including test planning, test vector delivery, and debug of test vectors at the integration level Python automation for improving workflows and team efficiency Participate in all project reviews Supporting software and other teams with debug Documentation What are we looking for? Bachelor's degree in Science, Engineering, or related field. 6+ years ASIC design verification, UVM-based functional verification, or related work experience. Experience using formal verification tools like Jasper or VC_Formal is a plus Experience with SystemC and Matlab are a plus. Gate level Simulation debug and usage of power extraction tools is a plus Experienced with constrained-random verification environment and flow build-up with UVM, Coverage-Driven verification methodology Experienced with Assertions like System Verilog Assertions Experience with debugging test failures and report verification result to achieve the expected code/functional/line coverage goals Extensive usage of RTL simulation tools. UVM, System Verilog, Perl/Python shell-scripting skills required Familiarity with C/C++ Strong analytical skills and ability to work in a dynamic and fast paced team environment Excellent written and verbal skills Strong interpersonal skills and a good team player Where you will be working Cork has a proud reputation as Ireland's second largest economic engine and is now one of the Top 20 location choices in Europe with 39,000 people being employed by over 170 overseas companies. There's a growing diversity in the region with people from many nationalities relocating to Cork, relishing the opportunity to work and live in a location that offers an excellent quality of life. A gateway to Europe, Cork airport provides access to almost 50 international destinations including transatlantic air routes. Equal Opportunities We are an Equal Opportunity employer; all qualified applicants will receive consideration for employment without regard to race, colour, religion, sexual orientation, gender identity, national origin, disability, veteran status, or any protected classification. What's on Offer Apart from working in an open, relaxed and collaborative space, you will enjoy: Salary, stock and performance related bonus Maternity/Paternity Leave Employee stock purchase scheme Matching pension scheme Education Assistance Relocation and immigration support (if needed) Life, Medical, Income and Travel Insurance Subsidised memberships for physical and mental well-being Bicycle purchase scheme Employee run clubs, including, running, football, chess, badminton + many more Keywords: RTL, ASIC, Power, SystemC, ECO, MBIST, Architecture, Design, Design Verification, Jasper, VC Formal, Catapult, Stratus, SystemC, Mathlab, sensors, accelerometer, gyroscope, magnetometer, “Inertial sensors” (IMU), Embedded Systems, medical sensors Minimum Qualifications: • Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience. OR Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience. OR PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience. *References to a particular number of years experience are for indicative purposes only. Applications from candidates with equivalent experience will be considered, provided that the candidate can demonstrate an ability to fulfill the principal duties of the role and possesses the required competencies. Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries). Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law. To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications. If you would like more information about this role, please contact Qualcomm Careers.

How To Apply:

Incase you would like to apply to this job directly from the source, please click here

Responsibilities

The role involves deploying verification methodologies, developing testbenches, and verifying sensor algorithms for ASIC tapeout quality delivery. Additionally, it includes debugging, optimizing, and supporting integration of design in higher-level subsystems.