SoC Physical Design Engineer, STA/Timing

at  Apple

Sunnyvale, California, USA -

Start DateExpiry DateSalaryPosted OnExperienceSkillsTelecommuteSponsor Visa
Immediate07 Jul, 2024USD 300200 Annual08 Apr, 202410 year(s) or aboveCrosstalk,Closure,Perl,Completion,TclNoNo
Add to Wishlist Apply All Jobs
Required Visa Status:
CitizenGC
US CitizenStudent Visa
H1BCPT
OPTH4 Spouse of H1B
GC Green Card
Employment Type:
Full TimePart Time
PermanentIndependent - 1099
Contract – W2C2H Independent
C2H W2Contract – Corp 2 Corp
Contract to Hire – Corp 2 Corp

Description:

SUMMARY

Posted: Mar 6, 2024
Role Number:200451058
Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there’s no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it! Join us to help deliver the next groundbreaking Apple product. In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SOC using state of the art process technology.

KEY QUALIFICATIONS

  • Minimum BS and 10+ years of relevant industry experience.
  • Familiar with all aspects of timing of large high-performance SoC designs in sub-micron technologies.
  • Expert in STA and methodologies for timing closure, and have a deep understanding of noise, crosstalk, and OCV effects, among others.
  • Familiar with circuit modeling including SPICE models and worst-case corner selection.
  • Strong programming skills with Perl and TCL.
  • Experience with large design STA and Timing Closure.
  • Expert in ECO techniques and implementation.
  • Good communicator who can accurately describe issues, propose solutions, and drive them through completion.

DESCRIPTION

• Work with design teams to understand and debug constraints, facilitate logic changes to improve timing. • Work with Physical Design team, highlighting issues and best practices. • Help create timing ECO’s for project tapeout. • Create and maintain scripts and methodologies for analysis and runs. • Create documentation and help with guidelines/specs. • Deep analysis of timing paths to identify key issues. • Implement timing infrastructure.

EDUCATION & EXPERIENCE

Minimum BS and 10+ years of relevant industry experience

Responsibilities:

Please refer the Job description for details


REQUIREMENT SUMMARY

Min:10.0Max:15.0 year(s)

Information Technology/IT

IT Software - Other

Information Technology

BSc

Proficient

1

Sunnyvale, CA, USA