Sign up with

Already have an account? Log in here

Need some help?
Talk to us at +91 7670800001

Sr Engineer - DEMQRA WLR at Micron Technology

Hyderabad, Telangana, India -

Full Time

Start Date

Immediate

Expiry Date

21 Jan, 26

Salary

0.0

Posted On

23 Oct, 25

Experience

2 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

Skills

Reliability Testing, Failure Analysis, Risk Assessment, Process Reliability, Technology Development, Statistical Concepts, Data Analysis, Problem Solving, CMOS Device Engineering, Process Integration, Statistical Quality Control, Semiconductor Characterization, Intrinsic Semiconductor Reliability, Failure Mechanisms, Package Level Reliability, Wafer Level Reliability

Industry

Semiconductor Manufacturing

Description

Wafer Level & Package Level Reliability testing & analysis for CMOS & Interconnects. Comprehend failure modes and failure rate within the scope of the product qualification. Perform risk assessment at all decision points within qualification cycle. Provide WLR support for HVM Fab Process conversion & Excursion material disposition. Collaborate with Technology Development for new technology node deployment. Develop process reliability tests to assess new process failure mechanisms. Ensure that test methodology follows industry standards, such as the Joint Electron Devices Engineering Council (JEDEC). Experience in handling Package Level / Wafer Level Reliability Systems or Parametric analyzers or Semiconductor characterization. Strong background in Intrinsic Semiconductor Reliability Failure Mechanisms and product fail modes. Familiarity with statistical concepts relevant to semiconductor reliability. Good understanding of CMOS Device Engineering, process integration and Statistical Quality Control. Excellent data analysis and problem solving skills. Bachelors with 2+ years experience or Masters in Electrical Engineering / Microelectronics / Nanotechnology / Material Science Engineering.

Responsibilities

Conduct wafer level and package level reliability testing and analysis for CMOS and interconnects. Collaborate with technology development for new technology node deployment and provide WLR support for HVM fab process conversion.