Sign up with

Already have an account? Log in here

Need some help?
Talk to us at +91 7670800001

Sr. Staff HW CAD Engineer at GROQ INC

Mountain View, California, United States -

Full Time

Start Date

Immediate

Expiry Date

16 Mar, 26

Salary

280000.0

Posted On

16 Dec, 25

Experience

10 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

Skills

Full Chip Integration, Methodologies Development, Global Clock Design, Simulations, STA, EMIR, Physical Verification, Synthesis, P&R, Timing Sign-off, Physical Sign-off, Electrical Sign-off, Microarchitecture, RTL, PPA Improvements, Data Driven Approach

Industry

Semiconductor Manufacturing

Description

Job Title: Sr. Staff HW CAD Engineer Duties: Requiring limited supervision Technical Lead for full chip integration activities Manage development and deployment of methodologies for integration activities both internally and with ASIC design partner in leading technology nodes Drive the overall Global Clock design including simulations and work closely with ASIC design partner in implementing the Global Clocks Lead Sign-off activities like STA, EMIR, Physical Verification from defining the methodology to running these at block and full chip level Manage the execution of blocks from Synthesis, P&R to Timing Sign-off, Physical Sign-off and Electrical Sign-off Collaborate closely with the Microarchitecture/RTL team to help drive PPA improvements and resolve design issues. Influence tools, flows and overall RTL to GDS2 physical design methodology with a data driven approach. Will work remotely We offer competitive salaries and comprehensive benefits packages. Please email your resumes to hiring@groq.com. On your resume, please clearly note ADV: [source] and job title. Groq is an equal opportunity employer. Salary Range: $270,000 – $280,000 Location: Santa Clara County #LI-DNI

How To Apply:

Incase you would like to apply to this job directly from the source, please click here

Responsibilities

The Sr. Staff HW CAD Engineer will lead full chip integration activities and manage the execution of blocks from synthesis to sign-off. They will also collaborate with the Microarchitecture/RTL team to drive improvements and resolve design issues.