Y-Axis Jobs Logo
Send us feedback
telephone  +91 7670 800 001
Log in Sign up Try Premium
Staff Engineer DFT at Infineon Technologies AG Australia
Bengaluru, karnataka, India -
Full Time

Start Date

Immediate

Expiry Date

19 Feb, 26

Salary

0.0

Posted On

21 Nov, 25

Experience

5 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

No

Skills

Design For Test, DFT Methodologies, IoT Products, Test Plans, Silicon Bring-Up, Debug Activities, ATPG, MBIST, Test Coverage Analysis, IJTAG, ASIC Design, DFT Tools, Digital Design Concepts, Simulations, Analytical Skills, Problem-Solving Skills

Industry

Semiconductor Manufacturing

Description
Develop and implement Design for Test (DFT) methodologies for IoT products. Collaborate with design and backend teams to integrate DFT features. Create and validate test plans to ensure thorough coverage and fault detection. Support silicon bring-up and debug activities. Automate test processes such as ATPG/MBIST to enhance efficiency and accuracy. Test coverage analysis and improve test coverage to sign-off IJTAG cores, SoC. Bachelor's in Electrical & Electronics/ECE or master's degree in VLSI. 4+ years of experience in DFT, ASIC design. Experience with DFT tools such as Tessent, Genus and Validation with Questa, Xcelium tools preferred. Solid understanding of digital design concepts and Simulations. Strong analytical and problem-solving skills. Good communication and teamwork skills. We are on a journey to create the best Infineon for everyone. This means we embrace diversity and inclusion and welcome everyone for who they are. At Infineon, we offer a working environment characterized by trust, openness, respect and tolerance and are committed to give all applicants and employees equal opportunities. We base our recruiting decisions on the applicant´s experience and skills.

How To Apply:

Incase you would like to apply to this job directly from the source, please click here

Responsibilities
Develop and implement Design for Test (DFT) methodologies for IoT products while collaborating with design and backend teams. Create and validate test plans to ensure thorough coverage and fault detection, and support silicon bring-up and debug activities.