Timing & Synthesis Engineer at Apple

San Diego, California, United States -

Full Time

Start Date

Immediate

Expiry Date

30 Dec, 25

Salary

0.0

Posted On

01 Oct, 25

Experience

2 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

Skills

Timing Constraint Creation, Logic Synthesis, ASIC Design Process, Static Timing Analysis, Place & Route, STA Tools, UPF Usage, Timing Corners, Process Variation, Signal Integrity, Scripting Languages, RTL Verilog, Digital Top Integration, DFT Approaches

Industry

Computers and Electronics Manufacturing

Description

Come and join Apple’s growing wireless silicon development team. Our Wireless SoC organization is responsible for all aspects of wireless silicon development, emphasizing highly energy-efficient design and new technologies that transform the user experience at the product level. This is driven by a world-class vertically integrated engineering team spanning RF/Analog, Systems/PHY/MAC, RTL design/integration, Emulation, Verification, DFT, Validation, and FW/SW engineering. We encourage you to apply if you enjoy a fast-paced and exciting environment, collaborating with people across different functional areas, and thrive during critical times. DESCRIPTION As a Timing Engineer, you will work in a team developing Wireless SoCs with custom hardware accelerators and multiple processor sub-systems. There will be the opportunity to work closely with SoC architects and IP developers to develop SoCs that meet power, performance, and area goals for Apple’s products. You will help improve the processes, methods, and tools for designing and implementing these large, complex SoCs. Collaboration with multi-disciplinary groups will be needed to make sure designs are delivered on time and with the highest quality by incorporating targeted checks at every stage of the design process. In this highly visible role, you will be at the center of the ASIC creation effort, interfacing with all disciplines, with a critical impact in getting leading-edge products launched to delight millions of customers. MINIMUM QUALIFICATIONS Bachelors degree and 3+ years of relevant industry experience. Timing constraint (SDC) creation at partition and chip level. Logic synthesis execution (verilog RTL to netlist). PREFERRED QUALIFICATIONS Strong knowledge of the entire ASIC design process, from RTL through synthesis, static timing analysis and place & route. Expertise in STA tools and flow. UPF usage for power and voltage islands. Knowledge of timing corners, operating modes, process variation and signal integrity-related issues. Skilled in scripting languages (TCL, PERL, Python), both standalone and within EDA tools. Proficient in the closure of end-to-end logic equivalence (FV, LEC) with functional ECOs in the mix. Familiarity with DFT approaches and constraints. Proficient with RTL Verilog/VHDL. Familiarity with digital top integration flows/methodology/checks.

Responsibilities

As a Timing Engineer, you will develop Wireless SoCs with custom hardware accelerators and multiple processor sub-systems. You will collaborate with multi-disciplinary groups to ensure designs are delivered on time and with high quality.