Wireless SOC Verification Engineer at Apple

Sunnyvale, California, United States -

Full Time

Start Date

Immediate

Expiry Date

09 Jan, 26

Salary

0.0

Posted On

11 Oct, 25

Experience

10 year(s) or above

Remote Job

Yes

Telecommute

Yes

Sponsor Visa

Skills

Wireless SOC, Design Verification, SystemVerilog, UVM Methodology, ASIC Cycle, Test Planning, Testbench Implementation, Debugging, Coverage Closure, Low Power Design, Wireless Protocols, Firmware-Hardware Interaction, Multi-Chip SOC Debug, PCIe, Bus Architecture, Formal Verification

Industry

Computers and Electronics Manufacturing

Description

“Be the change you want to see in the world.” The brand new, Apple designed Wireless/Bluetooth chips are at the heart of Networking in the newest iPhones. As part of the Wireless SOC team, you will have the opportunity to verify complex SOCs. Our team integrates multiple sophisticated IP level DV environments, craft highly reusable best-in-class UVM Testbenches, implement effective coverage driven and directed test cases, deploy new AI tools, and implement methodologies to improve quality of tape-out readiness. By collaborating with other product development groups across Apple, you can push the industry boundaries of what wireless systems can do and improve the product experience for our customers across the world! DESCRIPTION You will learn all aspects of a large-scale SOC, different types of SOC architectures, high speed layered protocols, low-power driven architecture, and best-in-class DV methodology. You will gain knowledge on Wireless protocols, FW-HW interactions, and complexities of multi-chip SOC debug architecture. As a Design Verification Engineer on our team, you'll be at the center of the verification effort within our silicon design group responsible for crafting and productizing state of the art Wireless SOCs. This position comes with responsibility for pre-silicon RTL verification of block and top-level SOC, all aspects of SOC Design Verification engineering, and will enable you to thrive in a dynamic multi-functional organization, debate ideas openly, and deliver on complex Wireless protocol chip requirements. MINIMUM QUALIFICATIONS BS and a minimum of 10 years relevant industry experience. Proven track record of working full ASIC cycle from concept to tape-out to bring-up, including test-planning, testbench implementation, test sequence creation and debugging, and coverage closure. Expertise in SystemVerilog coding and UVM methodology PREFERRED QUALIFICATIONS Dedicated/hands-on ASIC & SOC DV experience. Experience taping out large SOC systems with embedded processor cores. Hands-on verification experience of PCIe, Bus Fabric, NOC, AHB, AXI, based bus architecture in UVM environment. Experience with Formal Verification. In-depth knowledge and experience working with low power design, UPF integration, boot-up, power-cycling, HW/FW interaction verification. Low Power Verification experience. Should be a great teammate with excellent communication and problem-solving skills and the desire to seek diverse challenges.

Responsibilities

You will verify complex SOCs and be responsible for pre-silicon RTL verification of block and top-level SOC. Collaborating with other product development groups, you will push the boundaries of wireless systems and improve product experiences.