HIGHLIGHTS:

• 5 days work week
• Permanent job opportunity
• Great remuneration and benefits
• Fast & fun pace environment
• Location: Central

QUALIFICATIONS:

• Educational background: Bachelor’s degree or higher in electronic engineering, microelectronics, or computer science.
• Proven experience: Professionals with at least 4 years of hands-on experience in digital backend design, preferably with tapeout experience in advanced technology.
• Experienced in Cadence skillsets.
• Technical proficiency: Individuals skilled in TCL, Perl, or Python script development, and familiar with EDA tool design will have an advantage.

• Collaborate on chip architecture: Work closely with the front-end design team to develop comprehensive chip floorplans, clock architectures, and power plans.
• Lead physical design processes: Take charge of the entire physical design lifecycle, from Netlist to GDSII, ensuring high-quality outcomes at every stage.
• Ensure design integrity: Conduct formal verification, static timing analysis, and physical verification to maintain the highest standards of chip design.
• Optimize power consumption: Perform power analysis and implement design strategies for improved efficiency and reliability.
• Drive project completion: Oversee the tapeout process, bringing designs from concept to reality.