What You Will Do:

• Take ownership of complex top-level and cross-IP verification activities, from verification planning through execution, debug, coverage analysis, and closure.
• Develop and maintain SystemVerilog/UVM functional verification environments, testbenches, testcases, checkers, assertions, and supporting verification infrastructure.
• Develop cross-IP and system-level test scenarios that exercise interactions, data flows, and dependencies across multiple functional blocks.
• Translate architecture, design specifications, and system requirements into comprehensive verification plans and test strategies.
• Work closely with designers, architects, and verification engineers to identify verification risks, corner cases, and potential gaps early in the development cycle.
• Integrate and reuse block-level verification components within subsystem and top-level verification environments.
• Apply formal verification techniques where appropriate, including developing assertions and properties to complement simulation-based verification and improve overall verification coverage.
• Clearly communicate verification status, risks, issues, and recommendations to the broader ASIC development team.
• Mentor and provide technical guidance to junior engineers.

The Must Haves

• 5+ years of relevant experience in digital ASIC/SoC verification, with demonstrated experience independently verifying complex designs.
• Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related technical discipline.
• Strong hands-on experience with SystemVerilog and UVM.
• Experience developing verification plans and translating design and architectural requirements into testcases.
• Strong analytical, problem-solving, communication, and collaboration skills.

Nice to Haves

• Experience with formal verification, including property checking, assertion-based verification, formal applications, or formal coverage techniques.
• Experience writing SystemVerilog Assertions (SVA).
• Experience verifying large ASICs or SoCs at the subsystem or chip/top level.
• Experience with scripting and automation using Python, Bash, Make, or similar tools.
• Familiarity with high-speed networking or communications technologies such as Ethernet or OTN.

Pay Range: The annual salary range for this position is $111,900 - $178,700 CAD.

Requisition Status: Future Vacancy

#LI-BH #LI-Onsite

Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available.

Non-Sales employees may be eligible for a discretionary incentive bonus, while Sales employees may be eligible for a sales commission. In addition to competitive compensation, Ciena offers a comprehensive benefits package, including medical, dental, and vision plans, participation in 401(K) (USA) & DCPP (Canada) with company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company-paid holidays, paid sick leave, and vacation time. We also comply with all applicable laws regarding Paid Family Leave and other leaves of absence.

At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.

Ciena is an Equal Opportunity Employer, including disability and protected veteran status.

If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.