Analog Design, Principal Engineer

at  Synopsys

51917BR
CANADA - Ontario - Kanata, CANADA - Ontario - Markham, CANADA - Ontario - Mississauga, CANADA - Ontario - Nepean, CANADA - Ontario - Toronto, CANADA - Ottawa, USA - Massachusetts - Boxborough, USA - Texas - Austin, USA - USA

ANALOG DESIGN, PRINCIPAL ENGINEER

Our Solution IP group is looking for an enthusiastic individual to join our team. Come and be part of a collaborative team environment that innovates and develops the latest IP solutions that enable the way the world designs. Join US!
Analog Design, Principal Engineer
You will be part of an R&D team developing high speed analog and mixed-signal integrated circuits for DDR/LPDDR PHY, High Bandwidth Memory (HBM) PHY, Universal Chiplet Interconnect Express (UCIe) PHY, and Mobile Storage PHY IPs. We are looking for an engineer with theoretical knowledge and practical experience to contribute to the team. You will work with a cross functional design team of analog and digital designers from a wide variety of backgrounds. Our design environment is best-in-class with a full suite of IC design tools, supplemented by custom in-house tools, and supported by an experienced software/CAD team.

JOB REQUIREMENTS

• PhD with 10+ years, or MSc with 15+ years of analog IC design experience
• In depth familiarity with transistor level circuit design - sound CMOS design fundamentals
• Experience with FinFET technologies
• Detailed design experience with at least one, and familiarity with several other DDR or SerDes sub-circuits:
• receive equalizers, samplers, voltage/current-mode drivers, serializers, deserializers, voltage-controlled oscillator, phase mixer, delay-locked loop, phase locked loop, bandgap reference, ADC, DAC
• Aware of ESD issues (i.e. circuit techniques, layout)
• Familiarity with custom digital design (i.e. high speed logic paths)
• Knowledge of design for reliability (i.e. EM, IR, aging, etc.)
• Knowledge of layout effects (i.e. matching, reliability, proximity effects, etc.)
• Experience with tools for schematic entry, physical layout, and design verification
• Hands-on experience with physical layout of high speed circuits is a plus
• Knowledge of SPICE simulators and simulation methods
• Knowledgeable in Verilog-A for analog behavioral modeling and simulation-control/data-capture
• Experience with TCL, Perl, C, Python, MATLAB, or other scripting languages is desired.
• Good communication and documentation skills.
  Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.
  At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.
  Stay Connected: Join our Talent Community
  Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact hr-help-canada@synopsys.com.

• Review JEDEC standards to develop analog and mixed-signal sub-block specifications
• Identify and refine circuit architectures to achieve optimal power, area and performance targets
• Propose design and verification strategies that efficiently use simulator features to ensure highest quality design
• Oversee physical layout to minimize the effect of parasitic, device stress, process variation, and ESD/Latch-Up protection
• Present simulation data for peer and customer review
• Document design features and test plans
• Consult on the electrical characterization of your circuit within the IP product