ASIC Analog Modeling Engineer
at Synopsys
Lisboa, Área Metropolitana de Lisboa, Portugal -
Start Date | Expiry Date | Salary | Posted On | Experience | Skills | Telecommute | Sponsor Visa |
---|---|---|---|---|---|---|---|
Immediate | 04 Dec, 2024 | Not Specified | 04 Sep, 2024 | 2 year(s) or above | Communication Skills,It,C++,Scripting,Tcl,C,Matlab,Python,Artificial Intelligence,Unix,Technical Documentation,Perl,Validation,Verilog,Synopsys Tools | No | No |
Required Visa Status:
Citizen | GC |
US Citizen | Student Visa |
H1B | CPT |
OPT | H4 Spouse of H1B |
GC Green Card |
Employment Type:
Full Time | Part Time |
Permanent | Independent - 1099 |
Contract – W2 | C2H Independent |
C2H W2 | Contract – Corp 2 Corp |
Contract to Hire – Corp 2 Corp |
Description:
JOB DESCRIPTION AND REQUIREMENTS
Synopsys, a world leader in the Semiconductor IP industry, is seeking a Analog Modeling Engineer whose mandate is to:
- Work in a Digital and Verification Development team contributing to the development and validation of complex digital mixed signals for high-speed interface IP, having major focus on Analog Schematics
- Debug and verify the Analog schematics, support to Analog teams, to faster verify the functionality of Analog Schematics
- Understand the IP from a System level, Analog and Digital interactions
- Engage in verification activities of analog Designs, under supervision of more experienced personnel, and to exercise judgment to determine appropriate actions to achieve the required specifications.
- Be able to debug and understand issues related with malfunctions on analog designs
- Exposure to mixed signal validations flow.
- Build productive working relationships, with different teams, cross project
- Participate in applicable product/project reviews.
- Prepare and present reports outlining the outcome of technical projects.
KEY QUALIFICATIONS
- University master’s degree in electronic/Micro-electronics engineering
- Knowledge of IC design flows
- Analog design knowledge
- Digital design understanding
- Digital verification tools understanding
- Willingness to learn new things.
- Good team-player
- Organizational skills are essential.
- Good problem-solving skills
- Good English communication skills
PREFERRED EXPERIENCE
- 2+ years of relevant experience is highly preferred
- Experience in producing high-quality technical documentation is desirable
- Experience with analog tools, preferable Synopsys tools
- Good understanding of analog design
- Experience in Verilog/VHDL
- Proficiency in at least on programming language such as Python, C, C++ and MATLAB
- Experience in System Verilog /VMM/UVM
- Exposure to Unix, Perl and TCL scripting
At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things(IOT). These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.
Responsibilities:
Please refer the Job description for details
REQUIREMENT SUMMARY
Min:2.0Max:7.0 year(s)
Information Technology/IT
Engineering Design / R&D
Software Engineering
Graduate
Engineering
Proficient
1
Lisboa, Portugal