Defect and Yield Engineer (AVI YE Engineer)
at LUMILEDS SINGAPORE PTE LTD
Singapore, Southeast, Singapore -
Start Date | Expiry Date | Salary | Posted On | Experience | Skills | Telecommute | Sponsor Visa |
---|---|---|---|---|---|---|---|
Immediate | 16 Nov, 2024 | USD 6000 Monthly | 17 Aug, 2024 | 3 year(s) or above | Good communication skills | No | No |
Required Visa Status:
Citizen | GC |
US Citizen | Student Visa |
H1B | CPT |
OPT | H4 Spouse of H1B |
GC Green Card |
Employment Type:
Full Time | Part Time |
Permanent | Independent - 1099 |
Contract – W2 | C2H Independent |
C2H W2 | Contract – Corp 2 Corp |
Contract to Hire – Corp 2 Corp |
Description:
WHO WE ARE:
Lumileds is a global leader in OEM and aftermarket automotive lighting and accessories, camera flash for mobile devices, MicroLED, and light sources for general illumination, horticulture, and human-centric lighting. Our approximately 5,500 employees operate in over 30 countries and partner with our customers to deliver never before possible solutions for lighting, safety, and well-being.
The Lumileds environment is fast-paced, cutting-edge, intelligent and fun! We are looking for exceptional talent to join our team! To learn more about our company and solution portfolios, please visit https://lumileds.com
WHAT YOU WILL BRING (REQUIRED QUALIFICATIONS):
- Semiconductor experience is preferred.
- Demonstrate knowledge and understanding of SPC and its applications in the area and knowledge of semiconductor equipment and processes.
- Demonstrate proactive problem solving, communicate openly, and take responsibility.
- Demonstrate the ability to troubleshoot problems to address root causes.
Education (Minimum Level)
- Bachelor’s
Field of Study
Any relevant Engineering fields
Years of Experience (Minimum)
- 3 - 5 years
Responsibilities:
- Responsible for yield improvement activities includes identifying, analyzing OOC lots, Defect Pareto, defect trend and characterization data to determine the source of defect.
- To work closely with module process/equipment engineers to formulate and implement robust technical improvement solutions for both excursions and baseline defect improvement.
- To work with AVI process engineer to improve defect detection for yield improvement activities.
- Send out periodic reports on process metrics.
- Support engineering LCO and MRB analysis.
REQUIREMENT SUMMARY
Min:3.0Max:5.0 year(s)
Electrical/Electronic Manufacturing
Engineering Design / R&D
Electrical
Graduate
Proficient
1
Singapore, Singapore