Digital Design and Verification Engineer
at Synopsys
Porto, Norte, Portugal -
Start Date | Expiry Date | Salary | Posted On | Experience | Skills | Telecommute | Sponsor Visa |
---|---|---|---|---|---|---|---|
Immediate | 23 Nov, 2024 | Not Specified | 29 Aug, 2024 | 6 year(s) or above | Artificial Intelligence,Processors,Interfaces,Security,Interpersonal Skills | No | No |
Required Visa Status:
Citizen | GC |
US Citizen | Student Visa |
H1B | CPT |
OPT | H4 Spouse of H1B |
GC Green Card |
Employment Type:
Full Time | Part Time |
Permanent | Independent - 1099 |
Contract – W2 | C2H Independent |
C2H W2 | Contract – Corp 2 Corp |
Contract to Hire – Corp 2 Corp |
Description:
SECURITY DIGITAL DESIGN AND VERIFICATION ENGINEER
For the Security IP team in Porto, we are looking for a digital design and verification engineer who will work in state-of-the-art IP cores and subsystems to extend the Security IP business, in the markets of (HPC) High Performance Computing, (AI) Artificial Intelligence and Automotive. In this role you would:
- Architecture and design RTL in Verilog and System Verilog
- Architecture and design test environments for digital hardware Security IP cores and complex subsystems, in System Verilog and UVM
- Hardware verification of IP cores and subsystems with modern verification techniques like UVM or formal verification
- In cooperation with hardware and software security experts, perform functional and performance analysis of embedded hardware/software IP solutions
- Work in an international team setup
Key Qualifications
- RTL design expertise of hardware IP components
- ASIC verification skills (using System Verilog, UVM, Verilog)
- Ability to create test environments specifications
- MSc or PhD in Electrical Engineering or Computer Science
- 6 years of relevant experience
- Good knowledge about IC Design flows and excellent problem solving and debugging skills
- Strong communication (written and verbal) and interpersonal skills
Responsibilities:
- Architecture and design RTL in Verilog and System Verilog
- Architecture and design test environments for digital hardware Security IP cores and complex subsystems, in System Verilog and UVM
- Hardware verification of IP cores and subsystems with modern verification techniques like UVM or formal verification
- In cooperation with hardware and software security experts, perform functional and performance analysis of embedded hardware/software IP solutions
- Work in an international team setu
REQUIREMENT SUMMARY
Min:6.0Max:11.0 year(s)
Information Technology/IT
Engineering Design / R&D
Information Technology
MSc
Computer Science, Electrical, Electrical Engineering, Engineering
Proficient
1
Porto, Portugal