FY25 Graduate Digital Design Engineer
at Analog Devices
Edinburgh, Scotland, United Kingdom -
Start Date | Expiry Date | Salary | Posted On | Experience | Skills | Telecommute | Sponsor Visa |
---|---|---|---|---|---|---|---|
Immediate | 16 Feb, 2025 | Not Specified | 17 Nov, 2024 | N/A | Design,Verilog,C++,Semiconductor Industry,Assertions,Closure,Digital Filters,Standard Cell,Simulink,Physical Design,Matlab,Design Tools | No | No |
Required Visa Status:
Citizen | GC |
US Citizen | Student Visa |
H1B | CPT |
OPT | H4 Spouse of H1B |
GC Green Card |
Employment Type:
Full Time | Part Time |
Permanent | Independent - 1099 |
Contract – W2 | C2H Independent |
C2H W2 | Contract – Corp 2 Corp |
Contract to Hire – Corp 2 Corp |
Description:
Come join Analog Devices (ADI) – a place where Innovation meets Impact. For more than 55 years, Analog Devices has been inventing new breakthrough technologies that transform lives. At ADI you will work alongside the brightest minds to collaborate on solving complex problems that matter from autonomous vehicles, drones and factories to augmented reality and remote healthcare.
ADI fosters a culture that focuses on employees through beneficial programs, aligned goals, continuous learning opportunities, and practices that create a more sustainable future.
ADI At A Glance
Analog Devices, Inc. (NASDAQ:
Responsibilities:
- Design activities including research, definition, design, simulation, physical implementation, chip top verification, and release to production of integrated circuits for Audio products
- Supporting product definition teams to develop product requirements and specifications
- Analyzing and developing chip, block and filter architectures to meet required compliance and performance
- Authoring system architecture and circuit documentation
- Perform RTL design of block level modules
- Simulate at the block level and SoC level to guarantee design objective specification functionality and timing
- Supporting the verification team in achieving their verification goals
- Simulate and debug gate level timing simulations at SoC level
- Defining block level test plans
- Characterizing and validating circuit performance in the lab
- Providing support for high volume manufacturing and working with Product and Test teams to transfer ICs to productio
REQUIREMENT SUMMARY
Min:N/AMax:5.0 year(s)
Information Technology/IT
Engineering Design / R&D
Information Technology
MSc
Design
Proficient
1
Edinburgh, United Kingdom