Layout Design, Sr Engineer

at  Synopsys

Mississauga, ON, Canada -

Start DateExpiry DateSalaryPosted OnExperienceSkillsTelecommuteSponsor Visa
Immediate09 Oct, 2024Not Specified09 Jul, 2024N/AFoundries,Processors,Scripting,Optimization,Signal Integrity,Design,Security,Disabilities,Perl,Interfaces,Artificial Intelligence,Tcl,Design Techniques,It,Layout Design,Reliability,Perc,Access,Ip,Global TeamsNoNo
Add to Wishlist Apply All Jobs
Required Visa Status:
CitizenGC
US CitizenStudent Visa
H1BCPT
OPTH4 Spouse of H1B
GC Green Card
Employment Type:
Full TimePart Time
PermanentIndependent - 1099
Contract – W2C2H Independent
C2H W2Contract – Corp 2 Corp
Contract to Hire – Corp 2 Corp

Description:

JOB DESCRIPTION AND REQUIREMENTS

Mixed-Signal Layout Engineer
Role
As a Sr. Engineer, A&MS Layout Engineer you will collaborate in the development of advanced analog integrated circuit designs using best-in-class Synopsys suite of tools. You will be working with local and global teams in developing layout for complex mixed-signal designs in the latest technology nodes. In your role you will be responsible for taking on top-level block ownership with technical expertise and skills. There will also be opportunities to act as analog layout technical lead where you will be coordinating with other team members in designing and reviewing layout designs.
As a member of our Solutions IP Design Group you will be developing IP in various technology nodes and foundries for different customers in a fast paced and exciting design environment.

Requirements

  • In depth familiarity with layout of analog and mixed signal CMOS circuits
  • Experience in development of SERDES subcircuit layout (ie. RX, TX, PLL, etc…)
  • Experience in the following layout design techniques:
  • Optimization for signal integrity (ie. clock/data routes, differential routing, shielding)
  • Implementation of ESD design constraints, latch-up risk mitigation
  • Familiarity with custom digital layout (logic cell layout and associated logic path routing)
  • Layout design for reliability (ie. EM, IR, etc…)
  • Design to optimize for parasitic layout effects (ie. matching, reliability, proximity effects, etc…)
  • Familiarity in design for porting techniques
  • Full custom analog layout design tool: Custom Compiler (or equivalent)
  • Verification tools: ICV, Star-RCXT, PERC (or equivalent)
  • Experience in working with Jira/Atlassian (or other such) tools
  • Strong working knowledge of MS Office Suite of applications
  • Exposure to scripting (ie. TCL, PERL, etc…)

Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.
At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.
Stay Connected: Join our Talent Community
Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact hr-help-canada@synopsys.com.

Responsibilities:

Please refer the Job description for details


REQUIREMENT SUMMARY

Min:N/AMax:5.0 year(s)

Information Technology/IT

Engineering Design / R&D

Software Engineering

Graduate

Proficient

1

Mississauga, ON, Canada