Physical Design (PD) Engineers (Lisbon, Porto, Fundão)
at CAPGEMINI ENGINEERING
Lisboa, Área Metropolitana de Lisboa, Portugal -
Start Date | Expiry Date | Salary | Posted On | Experience | Skills | Telecommute | Sponsor Visa |
---|---|---|---|---|---|---|---|
Immediate | 20 Jan, 2025 | Not Specified | 21 Oct, 2024 | 5 year(s) or above | Good communication skills | No | No |
Required Visa Status:
Citizen | GC |
US Citizen | Student Visa |
H1B | CPT |
OPT | H4 Spouse of H1B |
GC Green Card |
Employment Type:
Full Time | Part Time |
Permanent | Independent - 1099 |
Contract – W2 | C2H Independent |
C2H W2 | Contract – Corp 2 Corp |
Contract to Hire – Corp 2 Corp |
Description:
CAPGEMINI ENGINEERING
At Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the world’s most innovative companies unleash their potential. From autonomous cars to life-saving robots, our digital and software technology experts think outside the box as they provide unique R&D and engineering services across all industries. Join us for a career full of opportunities. Where you can make a difference. Where no two days are the same.
Responsibilities:
- Overseeing all aspects of Physical Design at either the full chip or block level, particularly in highly advanced technology nodes (10nm and below).
- Engaging deeply in floorplanning, partitioning/budgeting, power mesh distribution, clock tree planning and analysis, Scan re-ordering, placement, CTS, and place and route.
- Handling all relevant activities related to timing analysis, ensuring closure through sign-off, including SI/noise, and performing ECO tasks (both functional and timing).
- Leading validation/qualification tasks such as Formal Verification, EM/IR, DRC, LVS, Antenna, and ERC analysis and fixes.
- Contributing to the overall development and implementation of Low Power solutions.
- Developing/enhancing timing-related scripts for tasks like clock skew analysis, critical path analysis, various IO interfaces, and constraints partitioning/budgeting (from top-level to block level).
- Successfully completing multiple design cycles of high complexity with minimal supervision.
REQUIREMENT SUMMARY
Min:5.0Max:10.0 year(s)
Information Technology/IT
Engineering Design / R&D
Information Technology
Graduate
Proficient
1
Lisboa, Portugal