Physical Design Verification Engineer

at  AMD

Markham, ON, Canada -

Start DateExpiry DateSalaryPosted OnExperienceSkillsTelecommuteSponsor Visa
Immediate20 Jan, 2025Not Specified21 Oct, 2024N/ATcl,Physical Design,Cadence,Synopsys Tools,Perc,Physical VerificationNoNo
Add to Wishlist Apply All Jobs
Required Visa Status:
CitizenGC
US CitizenStudent Visa
H1BCPT
OPTH4 Spouse of H1B
GC Green Card
Employment Type:
Full TimePart Time
PermanentIndependent - 1099
Contract – W2C2H Independent
C2H W2Contract – Corp 2 Corp
Contract to Hire – Corp 2 Corp

Description:

Job Description

PREFERRED EXPERIENCE:

Strong understanding of physical verification checks (Layout VS Schematic /Design Rule Check /Electronic Rule Check/PERC), and ability to debug and resolve issues.
Knowledge of chip level integration and Electrical Static Discharge /LUP concepts.
Must have ability to communicate with various teams to articulate issues, requirements as they pertain to layout in order to facilitate solutions
Physical verification experience using Mentor Calibre (Layout VS Schematic, Design Rule Check, PERC), and Synopsys tools (ICC/ICC2/ICV).
Experience doing physical verification for tile of chip physical design would be an asset.
Perl programming, TCL, SVRF, TVF programming not required, but would be advantages
IP layout design experience and exposure to Cadence is a plus.
Must be able to work independently and as part of a team

Responsibilities:

WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.
AMD together we advance_

THE ROLE

The I/O Pad Ring Team is looking for a candidate to perform I/O pad ring physical verification duties and methodology improvements on multiple exciting AMD products being created today. I/O Pad Ring refers to the input/output interfaces that are loosely found in a ring around the chip. Interfaces like PLL (phase lock loop), DDR, GDDR, USB, HDMI, PCIE, GPIO all reside in the IO Pad Ring. SOC level verification takes many days now. The IO Pad Ring function takes a subset of analog IPs to pre-verify them in order to pre-fetch any issues prior to final integration. This team is essential to the success of AMD as a cutting edge company. You will be working on some of the most exciting projects the industry has to offer. CPU/ GPU / APU and semi-custom AMD’s products featured in Sony Playstation and Microsoft Xbox, to name a few. It is a very exciting environment and you will be working with the very best in our technology.


REQUIREMENT SUMMARY

Min:N/AMax:5.0 year(s)

Information Technology/IT

Engineering Design / R&D

Information Technology

Graduate

Proficient

1

Markham, ON, Canada