Staff Engineer, Analog IC Design
at Marvell
Toronto, ON, Canada -
Start Date | Expiry Date | Salary | Posted On | Experience | Skills | Telecommute | Sponsor Visa |
---|---|---|---|---|---|---|---|
Immediate | 02 Dec, 2024 | Not Specified | 03 Sep, 2024 | 3 year(s) or above | Signal Design,D2D,Ddr | No | No |
Required Visa Status:
Citizen | GC |
US Citizen | Student Visa |
H1B | CPT |
OPT | H4 Spouse of H1B |
GC Green Card |
Employment Type:
Full Time | Part Time |
Permanent | Independent - 1099 |
Contract – W2 | C2H Independent |
C2H W2 | Contract – Corp 2 Corp |
Contract to Hire – Corp 2 Corp |
Description:
About Marvell
Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.
At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
Central Engineering AMS-IP team provides leading-edge SerDes and Chiplet IO PHY solutions and other Analog Mixed-Signal IPs to support all Marvell products.
What You Can Expect
The candidate will contribute to high-speed and high-performance SerDes development in advanced technology nodes, 5nm, 3nm and beyond. Specific Duties include:
- Designing IP including but not limited to 112G/56G PAM4; 32G PAM2; DDR; Die-to-Die High Speed Interconnect; System PLL IPs, Bandgap, IVREF and others analog circuitry
- Providing the instructions to the layout engineers.
- Working with the AE for the IP characterization and validation plan.
- Supporting IP Lab characterization and debugging.
- Product and customer supporting.
What We’re Looking For
Bachelor’s degree in Electrical Engineering and 5+ years of related professional experience or Master’s degree in Electrical Engineerign with 3+ years of experience or PhD in Electrical Engineering.
- Experience in high speed analog mixed signal design in 5nm and below for TSMC process.
- PAM4, 56G or 112G and higher SerDes Design experience highly desired
- Experience in DDR and D2D, highly desired.
LI-TD1
Additional Compensation and Benefit Elements
With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our
Careers
page.
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status
Responsibilities:
- Designing IP including but not limited to 112G/56G PAM4; 32G PAM2; DDR; Die-to-Die High Speed Interconnect; System PLL IPs, Bandgap, IVREF and others analog circuitry
- Providing the instructions to the layout engineers.
- Working with the AE for the IP characterization and validation plan.
- Supporting IP Lab characterization and debugging.
- Product and customer supporting
REQUIREMENT SUMMARY
Min:3.0Max:5.0 year(s)
Electrical/Electronic Manufacturing
Engineering Design / R&D
Other
Graduate
Electrical engineering
Proficient
1
Toronto, ON, Canada