GPU Hardware Engineer Lead

at  Intel

San José, Provincia de San José, Costa Rica -

Start DateExpiry DateSalaryPosted OnExperienceSkillsTelecommuteSponsor Visa
Immediate07 Jul, 2024Not Specified08 Apr, 20244 year(s) or abovePerforce,Physical Design,Git,Computer Science,Analytical Skills,Addition,Primetime,Computer Engineering,Scripting,Spyglass,Logic Design,TclNoNo
Add to Wishlist Apply All Jobs
Required Visa Status:
CitizenGC
US CitizenStudent Visa
H1BCPT
OPTH4 Spouse of H1B
GC Green Card
Employment Type:
Full TimePart Time
PermanentIndependent - 1099
Contract – W2C2H Independent
C2H W2Contract – Corp 2 Corp
Contract to Hire – Corp 2 Corp

Description:

JOB DESCRIPTION

Job Description
The GPU HW IP team (GHI) is responsible for delivering industry-leading GPU (3D, Media, Compute, and Display) hardware intellectual property (IP) blocks and system-on-a-chip (SoC) products for discrete graphics and throughput computing. We strive to lead the industry through continuous innovation and world-class engineering. We work closely with partners across Intel and do not let any organizational boundary get in the way of solving problems. We are looking for a GPU Hardware Engineer to join our team.
The ideal candidate will act as a technical lead for a small team that manages the following 2 functions:

  1. System Integration Function:
  • Working with other specialists that are members of the IP Design, IP Design Verification, System Verification, DFT, STA, and Physical Design teams to implement designs/flows for sophisticated GPU IP.
  • As a GPU IP Integration Engineer, you will have responsibilities to integrate various 3D/Compute, Clocks and Reset, Memory Fabric, DFX and Power management building blocks to construct the GPU IPs and ensure the design meets Functional, DFX , CDC, Timing and Power requirements.
  1. GPU Verification Function:
  • Integration of IP subsystems to build complete GPU/Compute pipeline.
  • Construction of multiple SKUs of GPU sub-system by integration of 3D/Compute pipeline, memory fabric, clock, rest and power management logic through automated flows and upgrading the flows continuously to ensure high efficiency, scalability and performance.
  • Architecting and building Sub-system/System level scalable Testbench environments in System Verilog.
  • Functional bring-up and debug of GPU/Compute pipeline.
  • Deliver GPU IP to internal customers hardware (functional, performance, power), software, and SoC teams and facilitate the integration of the IP in the customers environment/flows.

QUALIFICATIONS

Qualifications
You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

MINIMUM QUALIFICATIONS:

Masters degree in Electrical Engineering, Computer Engineering, Computer Science, or related STEM degree with 4 years’ experience OR Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related STEM degree with 6+ years’ experience. Years of experience must include technical leadership experience and at least one of following:

  • Logic Design, Architecture.
  • System Verilog.
  • Physical Design.

PREFERRED QUALIFICATIONS:

  • Scripting (Python, TCL, PERL, BASH).
  • Revision control (git or perforce).
  • Experience designing/integrating/verifying GPU-CPU sub-systems.
  • Experience designing/integrating/verifying high speed interconnects, power management schemes, high performance sub-systems.
  • Experience in using industry standard tools (simulators, (VCS/Xcelium) and waveform debug tools (Verdi/DVE), implementation: Design Compiler, Primetime, Spyglass).

The ideal candidate will have the following skills in addition to the qualifications listed above.

  • Thoughtful and perceptive analytical skills.
  • A genuine curiosity for understanding the system.
  • Be dedicated and committed to creative problem solving and getting things done.
  • Work well in a team environment.
  • Strong verbal and written communication skill.

Responsibilities:

Please refer the Job description for details


REQUIREMENT SUMMARY

Min:4.0Max:6.0 year(s)

Electrical/Electronic Manufacturing

Engineering Design / R&D

Other

Graduate

Electrical engineering computer engineering computer science or related stem degree with 6 years experience

Proficient

1

San José, Provincia de San José, Costa Rica