RTL Design Engineer
at Apple
Cupertino, California, USA -
Start Date | Expiry Date | Salary | Posted On | Experience | Skills | Telecommute | Sponsor Visa |
---|---|---|---|---|---|---|---|
Immediate | 29 Jul, 2024 | USD 300200 Annual | 05 May, 2024 | 10 year(s) or above | Verilog,Rtl Design,Perl,Systemverilog,Presentation Skills,Synthesis,Scripting Languages,Dft,Python | No | No |
Required Visa Status:
Citizen | GC |
US Citizen | Student Visa |
H1B | CPT |
OPT | H4 Spouse of H1B |
GC Green Card |
Employment Type:
Full Time | Part Time |
Permanent | Independent - 1099 |
Contract – W2 | C2H Independent |
C2H W2 | Contract – Corp 2 Corp |
Contract to Hire – Corp 2 Corp |
Description:
SUMMARY
Posted: Dec 19, 2022
Role Number:200451408
At Apple, we work every single day to craft products that enrich people’s lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a results-oriented and extraordinarily hardworking RTL Design Engineer. As a member of our multifaceted group, you will have the outstanding and great opportunity to craft upcoming products that will delight and encourage millions of Apple’s customers every single day. Specify, design, and help in the verification and lab bring-up of sophisticated mixed-signal circuits (digital side)
KEY QUALIFICATIONS
- Extensive knowledge of mixed signal concepts
- Relevant and proven experience of RTL design, Verilog and SystemVerilog
- Deep knowledge of front-end tools (Verilog simulators, linters, clock-domain crossing checkers)
- Validated experience with synthesis, static timing, DFT, is a plus
- Proven knowledge of SystemVerilog assertions, checkers, and other design verification techniques are a plus
- Knowledge of scripting languages. Perl and Python are plusses
- Strong communication, collaboration and presentation skills
DESCRIPTION
In this highly technical role, you will assist with specifying and/or micro-architecting digital blocks in sophisticated mixed-signal circuits. You will be also responsible for RTL coding of blocks specified by you or others. You will participate in the design verification and bring-up of such blocks by writing substantial assertions, debugging code, and otherwise interacting with the design verification team. You will participate in the lab bring-up of those circuits by potentially writing test scripts, analyzing lab data, proposing experiments, etc.
EDUCATION & EXPERIENCE
BS degree in technical discipline with minimum 10 years of relevant experience.
Responsibilities:
Please refer the Job description for details
REQUIREMENT SUMMARY
Min:10.0Max:15.0 year(s)
Information Technology/IT
IT Software - Other
Information Technology
BSc
Proficient
1
Cupertino, CA, USA