SoC Design Engineer
at Nokia
Suomi, , Finland -
Start Date | Expiry Date | Salary | Posted On | Experience | Skills | Telecommute | Sponsor Visa |
---|---|---|---|---|---|---|---|
Immediate | 12 Jul, 2024 | Not Specified | 13 Apr, 2024 | 1 year(s) or above | Good communication skills | No | No |
Required Visa Status:
Citizen | GC |
US Citizen | Student Visa |
H1B | CPT |
OPT | H4 Spouse of H1B |
GC Green Card |
Employment Type:
Full Time | Part Time |
Permanent | Independent - 1099 |
Contract – W2 | C2H Independent |
C2H W2 | Contract – Corp 2 Corp |
Contract to Hire – Corp 2 Corp |
Description:
We are looking for an engineer with experience in RTL design engineering, sanity checking or formal verification area. You will have the responsibilities in performing early design analyzing activities for SoC top-level, subsystem and IP-levels. Typical tasks include checks for linting, CDC, power and constraints. Earlier RTL coding or verification experience on clock & reset, interconnects and peripherals are great benefit in design analyzing role.
You are ready to share your knowledge and skills with the people you work with. You are a team player but can also work independently. You communicate well in a multi-cultural team in English.
You will be part of our Digital Front End (DFE) ASIC team, where more than 170 professionals are working on the Nokia ReefShark family of System-on-Chips (SoC): ReefShark | Nokia Networks
As part of our team, you will:
- Perform sanity & formal checking on RTL and netlist levels (power analysis, lint checks, constraint checks, elaboration for synthesis)
- Maintain and develop Top/IP level RTL design analysis flow together with tool team
- Having close co-operation with RTL design engineers on debugging and improving the RTL quality
- RTL design, integration and releasing tasks on TOP level
- Supporting other RTL design, implementation, verification and integration teams on design analysis topics
You have:
- Bachelor’s or Master’s Degree in Electrical Engineering or equivalent
- +1 year of experience in RTL design engineering or sanity checking as CDC/LINT/RDC
- H ands-on experience on SoC development like RTL coding and debugging
- Good understanding of the SoC design flow and process
- Good understanding of Linux environment
- Good experience of scripting languages like TCL, Python, Perl
Good working attitude and co-operation skills in a multi-cultural teamFluent spoken and written English
If you see this as a next step forward in your career, please submit your application 28.4.2024 at the latest.
Responsibilities:
Please refer the Job description for details
REQUIREMENT SUMMARY
Min:1.0Max:6.0 year(s)
Information Technology/IT
Engineering Design / R&D
Information Technology
Graduate
Electrical, Electrical Engineering, Engineering
Proficient
1
Suomi, Finland