SOC Design Verification Engineer

at  Intel

DO SOMETHING WONDERFUL!

Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big idea, let’s do something wonderful together. Join us, because at Intel, we are building a better tomorrow. Want to learn more? Visit our YouTube Channel or the links below!

• Life at Intel
• Diversity at Intel

The Network and Edge group (NEX) at Intel drives the software-defined transformation of the world’s infrastructure - in data centers, in networks, and at the edge. We are a team of problem solvers, experimenters, and innovators who are dedicated to designing the network technologies that currently lead and continue to transform data-centre and AI ecosystems.
As a world-class organization, we’re looking for outstanding talent to accelerate our growth during an exciting time in Ethernet networking technology. If you’re ready to be a part of this journey, then we want to hear from you.

As a SOC Design Verification Engineer in the Network and Edge group you will:

• Perform functional logic verification of an integrated SoC to ensure design will meet specifications.
• Define and develops scalable and reusable block, subsystem, and SoC verification plans, test benches, and the verification environment to meet the required level of coverage and confirm to microarchitecture specifications.
• Execute verification plans and defines and runs emulation and system simulation models to verify the design, analyze power and performance, and uncover bugs.
• Replicate, root causes, and debug issues in the pre-silicon environment.
• Finds and implements corrective measures to resolve failing tests.
• Collaborate and communicates with SoC architects, microarchitects, full chip architects, RTL developers, post-silicon, and physical design teams to improve verification of complex architectural and microarchitectural features.
• Document test plans and drives technical reviews of plans and proofs with design and architecture teams.
• Incorporate and executes security activities within test plans, including regression and debug tests, to ensure security coverage.
• Maintain and improves existing functional verification infrastructure and methodology.
• Absorb learning from post-silicon on the quality of validation done during pre-silicon development, updates test plan for missing coverages, and proliferates to future products.

The ideal candidate will have the following skills in addition to the qualifications listed below.

• Hands-on.
• Fast learner.
• Strong and creative problem-solving skills.
• Good communication skills.

QUALIFICATIONS

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

What we need to see (Minimum Qualifications):

• The candidate must possess a Bachelor’s degree in Electrical or Computer Engineering, Computer Science and 4+ years of experience or a Master’s degree in Electrical or Computer Engineering, Computer Science and 3+ years of experience in:
• OVM/UVM with functional verification
• Working with RTL, Verilog/System Verilog
• Synopsys or Cadence or other industry standard simulation tools.

How to Stand out (Preferred Qualifications):

• Master’s degree in Electrical or Computer Engineering, Computer Science and 5+ years of experience.
• Experience in RTL design and IP integration.
• Experience in relevant Pre-Silicon validation position.
• Experience Using Perl or Python.
• Experience with coverage and SVA.
• Experience in logic design/verification with various tools and methodologies.
• Experience with global flows - reset, boot and power management.
• Experience with Emulation

Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research

Please refer the Job description for details